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Since approximately February of 1979, the Speed 
School impulse clock system has not functioned due to a 
worn-out master clock that was never replaced because of a 
lack of fund~. For this thesis .project, a solid-state 
master clock that performs the same functions as the old 
mechanical master clock was built for less than $200. The 
new clock features accuracy traceable to the National Bureau 
of Standards, automatic reset after a power-down and 
subsequent power-up, and a daylight savings time provision. 
A decoder that recovers time information broadcast by radio 
station WWV from Fort Collins, Colorado was built and 
interfaced to the master clock to provide the accuracy 
traceable to the National Bureau of Standards. 
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I. INTRODUCTION 
The Speed School impulse clock system has not been 
working since approximately February of 1979, when an old 
mechanical master clock that controlled the school clocks 
wore out. Shortly after the clocks stopped working, a bid 
of $900 was submitted to make the clocks operational again. 
No funds were available at the time and the clocks were 
never repaired. The goal of this thesis project was to 
build another more advanced master clock that could be 
hooked up to the existing clock system, yet be all 
solid-state. 
The new master clock was designed to have automatic 
reset capability after a power-down, a daylight-savings-time 
provision, and more accuracy than the old master clock. A 
microprocessor-based system was chosen for implementing the 
desired functions, since the cost of such systems has become 
very low, considering the flexibility that such a system 
provides. An MC6802 microprocessor was chosen since it has 
an internal clock-generating circuit and on-chip RAM that 
can be maintained during a power-down. Additional support 
devices included a microprocessor-compatible real-time 
clock, Erasable Programmable Read Only Memory (EPROM), and 
address decoding logic. Software for the master clock was 
developed with the Tektronix 8002A Development System. 
1 
2 
In addition to this microcomputer unit, a separate 
WWV decoder was built to retrieve time information broadcast 
by radio station WWV. This decoder was then interfaced to 
the microcomputer to provide periodic updating of the 
real-time clock. In the following chapters, specifics of 
school clock operation, new master clock design, and WWV 
decoder design are presented. 
II. CLOCK SYSTEM DESCRIPTION 
The Speed School impulse clock system consists of a 
master clock, a master control box, two relay boxes, and the 
individual wall clocks. A brief description of each 
subsystem follows. 
A. Master Clock 
The old master clock, shown in FIGURE 1, consisted 
of a series of cam-actuated mechanical switches that opened 
and closed at different intervals. Switches one through 
four controlled an AC voltage, while switch five controlled 
a DC voltage. The time base for the master clock was a 
large pendulum connected to a series of gears that turned 
the switch·cams. Originally located in Room 102 of w. s. 
Speed Hall, the master clock was connected to a master 
control box in Room 3 of w. s. Speed by seven wires in a 
section of conduit. In 1979, this mechanical clock 
apparently wore out and has never been replaced. The new 
master clock built for this thesis project will replace the 
old master clock. 
B. Master Control Box 
The master control box, shown in FIGURE 2, contains 
an AC relay, a selenium rectifier, and an unconnected 
program unit that at one time controlled bells. The relay 
is energized when the proper switches in the master clock 
3 
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FIGURE 2 - Master Control Box 
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are closed (either #2 is closed or #1 and #4 are closed). 
When the relay is energized, an AC voltage is applied to the 
rectifier input, which causes a DC voltage to appear across 
terminals A and c. The potential of terminal Bis 
determined by switch #5 in the master clock. If the switch 
is closed, V = V , but if the switch is open, V = O. 
CB CA CB 
These three output terminals are used as inputs to a relay 
box located immediately to the right of the master control 
box in Room 3 of w. s. Speed Hall. 
c. Rela y Box 
The relay box, shown in FIGURE 3, receives inputs 
from the master control box. These three inputs control two 
relays that determine the status of outputs lA, lB, and le, 
which go to the school clocks in w. s. Speed Hall, J.B. 
Speed Hall, and Sackett Hall, and to another relay box in 
Ernst Hall. By having another relay box in Ernst Hall, the 
load on the unit in w. s. Speed is significantly reduced. 
The program unit in the relay box in w. s. Speed 
Hall controls all of th~ Speed School bells and is 
programmed by breaking off tabs from metal strips and then 
inserting the strips into a cylinder that rotates each time 
the school clocks are incremented. At the programmed times, 
a switch closes and rings the bells. If the toggle switches 
at the bottom of the box are in the "off" position, the 
bells are disabled. The program unit should still work with 
the new master clock, but no attempt has been made to make 
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FIGURE 3 - Relay Box 














the bells work again, since the desirability of bell-ringing 
is controversial. 
D. School Wall Clocks 
All Speed School clocks contain a 24-volt DC coil 
that when energized and subsequently de-energized, allows a 
ratchet mechanism to advance the clocks by one minute. Each 
clock has three wires (A, B, and C), one of which (wire C) 
is always connected to one terminal of the coil. The other 
coil terminal is switched between wires A and B by a 
cam-actuated switch inside the clock (see FIGURE 4). From 
four minutes after the hour until 58 minutes after the hour, 
the coil is connected from A to c. From one minute before 
the hour until three minutes after the hour, the coil is 
connected from B to c. With this arrangement, all clocks 
can be synchronized at one minute before the hour using the 
following procedure: 
1. From 00 minutes to 49 minutes after the hour, 
24-volt pulses (duration= 0.5 second) are 
applied between C and A as well as C and B. 
2. From SO minutes to 59 minutes after the hour, 
pulses are applied between C and A only. If 
any school clock is ahead of the master clock 
by ten minutes or less, then the school clock 
will stop advancing at 59 minutes after the hour 
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3. At 59 minutes after the hour, ten consecutive 
pulses are sent between C and A. If any school 
clock is less than ten minutes behind the master 
clock, it will catch up when these pulses are 
sent. 
Using the above procedure, any clocks that are at most ten 
minutes ahead of or one hour behind the master clock time 
will eventually be resynchronized to the master clock. 
The power consumed by each clock is approximately 
equal to three watts, which at 24-volts corresponds to a 
current requirement of about 125 ma. TABLE I lists the 
locations of all Speed School impulse clocks. 
TABLE I 
SPEED SCHOOL IMPULSE CLOCK SYSTEM 
Master Clock, Room 102, W. S. Speed Hall 
Program Machine Room 3, W. S. Speed Hall 
Secondary Clocks: 
Sackett Hall, 3 Secondary Clocks: 
1st floor hall, 2nd floor front hall, 2nd floor rear hall 
Main Speed Building, 3 Secondary Clocks: 
Basement Center hall, Roo~ 201, Library 
W. s. Speed Hall, 9 Secondary Clocks: 
11 
Basement Laboratory, Basement Rear Hall, Basement Front Hall 
1st floor Laboratory, 1st floor rear hall, 1st floor front hall 
2nd floor Laboratory, 2nd floor rear hall, 2nd floor front hall 
·R. C. Ernst Hall, 9 Secondary Clocks: 
1st floor west hall, 1st floor center hall, 1st floor east hall 
1st floor Departmental Office, 1st floor Auditorium 
2nd floor Central Hall (2 clocks), 3rd floor Central · Hall (2 clocks) · 
Totals: 24 Secondary Clocks not including several that have been removed 
from both Sackett Hall and Main Speed Buildings when these 
buildings were remodeled from time to time. 
III. NEW MASTER CLOCK 
A. General Function 
The hardware and software for the new master clock 
simply control two switches, and thus simulate the old 
master clock. A triac is used in place of switch #2 in the 
old master clock and an SCR is used in place of switch #5 
(see FIGURE 5). Switches #1, #3, and #4 in the old master 
clock are not needed. 
Whenever the school clocks are to be advanced or 
synchronized, the triac switch is closed. This energizes 
the relay in the master control box, which causes relay #1 
in the relay box to close. A DC voltage now appears across 
output terminals Al and Cl, which go to the school clocks. 
If the SCR switch is not closed, terminal Bl of the relay 
box is floating and there is no current path between Bl and-
Cl. If the SCR switch is closed, a voltage appears across 
terminals Band C of the master control box. This energizes 
relay #2 in the relay box and now V 
AlCl 




B. Master Clock Hardware 
since 
A block diagram of the system hardware is shown in 




































M Pu R/W ,__-,r-'"""T"'"'T"'F ______ ,








LINE - OPEF\ATED 
POWER SUPPLY 
WIT~ STANDBY 





I NON- INTERRUPTAf>LE 
____ , __ , __ , __ ,_J POWER 
CLOCK 
CONTROLLER 
2 "' 5 
SCHOOL CLO(.K TIME MASTER 
CONTROL eox 
FIGURE 6 - Hardware Block Diagram 
..... ~~~---- ---
A 
TO BOX ..... -1:'-
15 
1. MC6802 Microprocessor 
The microprocessor is the heart of the system, since 
it decides when to send pulses to the school clocks and how 
many to send. The 6802 is totally software compatible with 
the MC6800 microprocessor, but also features 128 bytes of 
on-chip RAM and an internal clock generating circuit. 
During a power-down, the first 32 bytes of RAM can be 
maintained with very little power consumption from a standby 
source (batteries). This allows the school clock time to 
always be in RAM, so the microprocessor always "knows" the 
school clock time. For a more detailed description of the 
processor, the Motorola Microprocessor Manual should be 
consulted. 
2. MM58167 Real-Time Clock 
The MM58167 real-time clock can either be written to 
or read from by the microprocessor. A 32.768 KHz crystal is 
used as the clock's time base. The clock is microprocessor 
compatible and has eight data lines (the 6802 is an 
eight-bit processor) and five address lines to select 
among 24 internal registers. Time is kept in a BCD 
format, which is advantageous since WWV time frames are also 
given in a BCD format. 
The 58167 also features a power-down mode that 
allows the chip to keep time even during a line-power 
failure, provided a standby power source is available. With 
the real time always available, and the school clock time 
always in RAM, the difference between the school clocks and 
16 
real-time clock can be computed when a power-down and 
subsequent power-up have occurred, and the school clocks can 
be updated. A full description of the MM58167 can be found 
in the data sheets in APPENDIX II. 
3. wwy Decoder 
Operation of the WWV decoder is explained in Chapter 
IV of this thesis. The decoder is interfaced to the 
processor by f_our 74LS125 three-state buffers. The buffers 
are enabled by decoding logic when 3000H or 3001H is placed 
on the address bus. WWV time data can only be read by the 
microprocessor, whereas the real-time clock can be read from 
or written into. The end-of-frame 0.1 second pulse 
generated by the decoder is used as a hardware interrupt to 
the processor. 
4. EST, EDT Switch 
This feature allows the school clocks to adjust 
automatically to what amounts to a change in time zones 
every six months. This switch must be thrown manually once 
every six months to allow for the time change. WWV 
transmits UTC (Coordinated Universal Time), which is 
referenced to Greenwich, England. Data at the switch 
location (either four or five hours) is subtracted from the 
decoded time to obtain Eastern Daylight or Eastern Standard 
Time. In order for the clocks to adjust themselves, a valid 
WWV decode (see WWV routine in software section) must be 





5. MC6821 PIA (Peripheral Interface Adapter) 
The MC6821 PIA is used to latch and display the 
school clock time that is stored in RAM via four 
seven-segment displays. Since a BCD format requires 16 bits 
to represent a time and the PIA has 16 lines that can be 
configured as outputs, the 6821 is ideal for this 
application. The PIA output lines are used to drive four 
BCD to seven-segment decoders which, in turn, drive the four 
seven-segment displays. 
6. 2716 EPROM (Erasable Programmable Read Only Memory) 
The 2716 contains 2048 eight-bit-wide memory 
locations for storing the system software. A PROLOG 
programmer was used to program the EPROM. A single +5 volt 
power supply is required for operation of the EPROM. 
7. Address Decodinq 
Since the microprocessor can only "communicate" with 
one external device at a time, address decoding is needed to 
assign each device a unique address. A 74LS154 four-to-
sixteen-line decoder is used for this purpose. The four 
inputs to the chip are tied to the four most significant 
bits of the address bus (Al2 - Al5), which means that these 
four bits are completely decoded. If, for example, an 
address of 2000H is placed on the address bus, then output 
number two of the 74LS154 goes low (all outputs are active 
low), while all other outputs remain high and the real-time 
clock is addressed. A diagram of the address decoding 
scheme is shown in FIGURE 7. 
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8. Clock Pulser 
The clock pulser hardware consists of two LM555's 
operating in the one-shot mode, an ·opto-isolator with an SCR 
output, an optb-isolator with a tr iac output, an SCR, and a 
triac. A diagram of the circuit is shown in FIGURE 8. When 
an address of 5000H is placed on the address bus, output #5 
of a 74LS154 goes low and triggers 555 #1. When the output 
of the 555 is high, the LED in the •"opto-isolator turns the 
triac output on, which provides a path for gate current in 
triac #1. Triac #1 now allows current to flow through the 
inductive load, which is the relay coil in the master 
control box, thus closing the relay. The relay will remain 
closed for the time out period of the 555 {approximately O. 5 
seconds). Under normal operation, location 5000H is 
addressed once each minute, but when the clocks are being 
advanced or synchronized, it is. addressed once every two 
seconds. 
Operation of the SCR circuit is almost identical to 
that of the triac circuit except that the SCR is only 
required to switch a DC voltage. The SCR switch is closed 
by addressing location 7000H and is closed from 00 - 49 
minutes after the hour. 
To protect the devices from false triggering due to 
line transients and inductive kickback, RC "snubber" 
networks are placed across the devices. These networks 
limit the rate of voltage rise (dV/dt) across the device and 
thus greatly reduce any C (dV/dt) charging current that 
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might falsely trigger the device. 
c. Master Clock Software 
1. Addition and Subtraction of BCD Numbers 
21 
Since all times are represented in a BCD (binary 
coded decimal) format, a brief explanation of how these 
numbers are manipulated follows. Addition of two BCD 
numbers is accomplished by using the DAA (decimal adjust the 
A accumulator) instruction immediately after either the ABA 
(add A and B accumulators) or ADD A (add A accumulator to a 
memory location) instructions. BCD subtraction is performed 
using ten's complement addition. The ten's complement of 
the subtrahend is obtained by adding 66H (hexadecimal) to 
the subtrahend, complementing the result, and adding one. 
This result is added to the minuend to give the result of 
the subtraction. If there is an end carry generated by the 
ten's complement addition, then the minuend is greater than 
the subtrahend and the answer is the BCD difference between 
the two numbers. However, no end carry means that the true 
answer is the ten's complement of the result with a negative 
sign attached. If two equal BCD numbers are subtracted, the 
result is "positive zero" since an end carry is generated. 
The status of the carry bit in the microprocessor condition 
code register can therefore be used to test for a positive 




2. Description of Software 
The software for controlling the Speed School clocks 
is divided into 14 subprograms. A description of each 
subprogram follows. 
a. Initialization. The initialization program is 
executed every time a power-down and subsequent power-up 
occur. The first section of the program configures all 16 
PIA lines as outputs and allows access to peripheral data 
registers A and B. The stack pointer is then initialized so 
that the processor will not get "lost" when jumping to and 
from the various subroutines. After initialization is 
completed, the processor det_ermines if the power-up is the 
first by reading the first location in RAM. If the number 
in this location is 52H, then it is not the first power-up. 
If it is the first power-up, the MM58167 re~l-time clock and 
school clock RAM locations are set to 15:00, since this is 
the time that the school clocks are manually set to before 
the master clock is ever turned on. If the system has been 
working previously, then the "first power-up" sequence is 
skipped and, instead, the processor executes the reset 
subroutine. 
b. Reset Subroutine. During a power-down 
condition, standby power from batteries allows retention of 
the first 32 bytes of internal RAM in the 6802, where the 
school clock time is stored. The backup power also allows 
the MM58167 real-time clock to keep time during a line power 
failure. When power is restored, the reset routine will 
calculate the difference between the school clocks and 
real-time clock, and send out the appropriate number of 
pulses to the school clocks to synchronize them with the 
real-time clock. Once the clocks are synchronized, the 
monitor routine is executed. 
23 
c. Monitor Subroutine. The monitor subroutine 
waits for a change in the real-time clock minutes counter or 
a WWV decode. Both of these events will generate an 
interrupt to the processor. When the interrupt is 
generated, the processor will start executing an interrupt 
program at the address specified by the contents of 
memory locations FFF8H and FFF9H. When this program has 
been executed, the monitor routine will be returned to until 
another interrupt occurs. 
d. Interrupt Progra~. At the end of each frame of 
WWV time code information, a 0.1 second pulse that is used 
as an interrupt pulse is generated by the decoding 
circuitry. Likewise, at the end of each minute, the 
real-time clock generates an interrupt signal. If a CLI 
(clear interrupt mask bit) instruction has been executed and 
an interrupt occurs, then the processor starts executing the 
interrupt program. 
The interrupt program first determines if the 
real-time clock or the WWV decoder has generated the 
interrupt by reading the real-time clock interrupt status 
register. If bit three of the register is a "l", then the 
real-time clock has generated the interrupt. An interrupt 
24 
from the real-time clock instructs the processor to send out 
a pulse to the school clocks to advance them by one minute. 
Program control is then returned to the monitor routine. 
If, on the other hand, the WWV decoder generated the 
interrupt, then the WWV interrupt routine is serviced. 
The WWV interrupt routine determines if the most 
recent decode -is valid by comparing the time to the previous 
decode time plus one minute and then to the second previous 
decode time plus two minutes. If all three times are equal, 
then the most recent decoded time is assumed to be valid. 
If the three times are not equal, the frame is assumed to be 
invalid and one minute is added to the previous decode-time-
plus-one-minute value, which is then stored in the second-
previous-decode-plus-two location. Likewise, one minute is 
added to the most recent decode time and the result is 
stored in the previous decode-plus-one-minute location. The 
program is now set up for the next WWV interrupt. 
Due to the nature of the decoding circuitry and the 
WWV broadcast format, the actual local time when an 
interrupt occurs (assuming a valid decode) is the decoded 
time plus one minute, plus 1.15 seconds and minus four or 
five hours. These differences are accounted for by adding 
two minutes to a valid decode time and then subtracting four 
or five hours (depending on the position of the EST, EDT 
switch). This adjusted time is then used to determine the 
difference between the school clocks and the actual time. 
After this difference is determined, the program waits 58 
25 
seconds to send out the calculated number of pulses. When 
all pulses are sent, the school clock time is placed in the 
appropriate real-time clock locations and program control is 
returned to the monitor routine. This correction procedure 
assures that every time a valid WWV time is received, the 
real-time clock is reset accordingly. 
e. Pulser Routine. The pulser routine sends out 
the number of pulses necessary to synchronize the school 
clocks with either WWV or the real-time clock at the rate of 
one pulse every two seconds. If the school clocks need to 
be advanced by more than eleven hours, the pulser routine 
will wait for the real-time clock or WWV to catch up. If 
the hours difference is less than eleven, 62 pulses are sent 
for each hour of difference. The extra pulses account for 
the two minute delay inherent in sending 60 pulses. The 
pulser routine also controls the self-correcting feature of 
the school clocks by executing the FIFMIN (fifty minute 
switch) and CATUP •(catch-up) subroutines. 
f. Second Delay Routine. The second delay routine 
generates a time delay of approximately one second, since 
delays of integer multiples of one second are needed for 
various other subroutines. 
g. Twelve-Hour Format Routine. The 12-hour format 
routine converts a 24-hour format time to a 12-hour format 
time by subtracting 12 hours from the 24-hour format time. 
If the result is positive, then the computed time is the 
correct 12-hour format time. If the result is negative, 
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then the original time was already in a 12-hour format. 
h. Minutes Difference Routine. The minutes 
difference routine determines the number of minutes pulses 
that must be sent to the school clocks so that the school 
clock minutes and WWV or real-time clock minutes are the 
same. This is accomplished by counting the number of times 
the school clock minutes must be incremented to equal the 
WWV or real-time clock minutes. If the school clock minutes 
reach 60, then the school clock hours are incremented to 
prepare for the hours difference calculation, the minutes 
are set equal to zero, and the process continues. The 
result is a true binary number, not a BCD number. 
i. Hours Difference Routine. This subroutine 
calculates the number of hours that the school clocks must 
be advanced to equal the WWV or real-time-clock time. This 
is done by subtracting the 12-hour format adjusted (refer to 
minutes difference routine) school-clock time from the 
12-hour WWV or real-time clock time. If the result is 
positive, then the result is the hours difference, but if 
the result is negative, then the hours difference is the 
result plus 12. 
j. Update Routine. The update routine adds one 
minute to the school-clock 24-hour format time and displays 
this time on the seven-segment displays by writing the time 
to the PIA. This routine is executed immediately after a 
pulse is sent to the school clocks. 
k. Add One Minute to a Time Routine. This routine 
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adds one minute to a 24-hour format time. If the minutes 
are equal to 60 after addition of one minute, then the hours 
are incremented and the minutes are reset to zero. If the 
hours are equal to 24 after being incremented, they are 
reset to zero. 
1. Fifty-Minute Switch Routine. This routine 
determines if the schoo~clock minutes are equal to 00 to 49 
minutes. If they are, a switch is closed by writing to 
location 7000H. 
m. Catch-up Routine. The catch-up routine 
determines if the school-clock minutes are equal to 59. 
they are, a switch at location S000H is opened and closed 
ten times by writing to this location ten times at two 
second intervals. 
n. Short Delay Routine. This __routine is used to 
provide a short delay between the time a switch at S000H 
closes and the time a switch at 7000H closes. 
If 
IV. WWV DECODER 
A. Background On Time Services 
Radio station WWV is operated by the National Bureau 
of Standards and broadcasts from Fort Collins, Colorado on 
carrier frequencies of 2.5, 5, 10, 15, and 20 MHz. Among . 
the services offered by WWV are weather announcements, voice 
time announcements, standard time intervals, standard audio 
frequencies, and a BCD (binary coded decimal} time code. 
The entire WWV broadcast format is shown in FIGURE 9. 
Of particular interest in this thesis is the BCD 
time code, which is continuously broadcast on a 100 Hz 
subcarrier with a modified version of the IRIG-H time code 
format. With the IRIG-H, a binary zero is represented as 20 
cycles of 100 Hz amplitude modulation (0.2 seconds}, a 
binary one is 50 cycles of 100 Hz amplitude modulation 
(0.5 seconds}, and a position marker (used for 
synchronization purposes} is 80 cycles of 100 Hz amplitude 
modulation (0.8 seconds}. However, WWV also transmits a 
five millisecond burst of 1000 Hz (which sounds like the 
tick of a clock} to mark the beginning of each second. This 
burst has a guardband around it (see FIGURE 10} that deletes 
the first 30 milliseconds of the time code so, in this 
modified version, a binary zero is 17 cycles of 100 Hz AM, a 
binary one is 47 cycles of 100 Hz AM, and a position marker 
is 77 cycles of 100 Hz AM. If the 100 Hz subcarrier is 
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WWV BROADCAST FORMAT 
VIA TELEPHONE, (3031 499-7111 
!NOT A TOLL-FREE NUMBER) STATION 10 




STANDARD B"OADCAST P:IIEOUl!NCIES 
AND RADIATED f'OWER 
Z.I MHz - 2.1 kW 10 MHz - 10 lr.W 
IMHa - 'IOltW 19MH,:-10kW 
ZO MH1: - 2.1 kW 
UT 1 CORRECTIONS 
FOIi ADDITIONAL INFORMATION CONTACT 
NIS RADIO STATION WWV 
2000 UST cournv RO H 
" . COLLINS, CO 10112"1 
13031 494-2372 
..,,._ -,-- OME&A 
REPORTS 
e BEGINNING OF EACH HOUR IS IDENTIFIED BY 
O.B-SECOND LONG. 1500-Hr TONE. 
e BEGINNING OF EACH MINUTE IS IDENTIFIED BY 
0.8-SECOND LONG, 1000-Hz TONE. 
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e THE 29th I 59th SECOND PULSE OF EACH MINUTE IS OMITTED. 
FIGURE 9 - WWV Broadcast Format (see Ref. 2) 
1...,_ __ 0.025 ----►I 
SEC 
1000 Hz 
FIGURE 10 - WWV Guardband (see Ref. 3) 
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demodulated, the rectangular pulse train shown in FIGURE 11 
is obtained. The beginning of each one minute frame is 
denoted by a 1.03 second hole in the code during which no 
pulse is transmitted. The positive-going edges of 
consecutive pulses are spaced exactly one second apart, but 
are 30 milliseconds late with respect to the actual time due 
to the guardband around the five millisecond 1000 Hz burst. 
By decoding the proper sequence of pulses, hours, minutes, 
and day of year information can be recovered. 
B. Decoding Circuitry 
The circuitry used to reconstruct the rectangular 
pulse train from the 100 Hz subcarrier is shown in FIGURE 
12. Recovered audio (containing the 100 Hz code) at the 
output of the detector of the receiver being used is 
amplified and applied to the input of an active bandpass 
filter with a center frequency of 100 Hz and a Q of 10. 
This filter attenuates unwanted frequencies such as the 500 
or 600 Hz audio tones and voice frequencies, but allows the 
100 Hz subcarrier to be passed unattenuated. The center 
frequency ( w
0
) of the filter is adjusted by varying 
potentiometer R5, while the Q is adjusted independently of w
0 
by varying potentiometer R9.
4 
The output of the bandpass 
filter is then applied to the input of an envelope detector 
that uses an operational amplifier to eliminate the forward 
voltage drop of the detector diode. 
5 
FIGURE 13 shows input 
and corresponding output waveforms for the envelope 
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FORMAT H, SIGNAL HOOl , IS COMPOSED OF THE FOLLOWING: 
1) 1 ppm FRAME REFEREN CE MARKER R ■ (P 0 AND 1 .03 SECOND "HOLE " ) 
2) BINARY CODED DECIMAL TIME-OF-YEAR CODE WORD (23 DIGITS) 
3) CONTROL FUNCTIONS (9 DIGITS) USED FOR UT, CORRECTIONS, ETC. 
4) 6 ppm POSITION IDENTIFIER S (P THROUGH P ) 
5) 1 pps INDEX MARKERS O ' 
- ------------------ TIME FRAME 1 MINUTE ~~,..,c_::::.._ ___ __:::==::::::::-------JJ 
COUNT (1 SECOND) I INDEX 
0 10 20 30 
ON TIME POINT A 
40 
UTC AT POINT A • 
173 DAYS 21 HOURS 
10 MINUTES 
50 0 
UTl AT POINT A• 
173 DAYS 21 HOURS 
10 MINUTES 
0,3 SECONDS P0 -P 5 POSITION IDENTIFIERS (0.770 SECOND DURATION) 
W WEIGHTED CODE DIGIT (0,470 SECOND DURATION) 
!BINARY ONE DURING 'DAYLIGHT' TIME C WEIGHTED CONTROL ELEMENT (0.470 SECOND DURATION) CONTROL FUNCTION #6 BINARY ZERO DURING 'STANDARD' TIME 
DURATION OF INDEX MARKERS, UNWEIGHTED CODE, AND UNWEIGHTED CONTROL ELEMENTS = 0. 170 SECONDS 
NOTE: BEGINNING OF PULSE IS REPRESENTED BY POSITIVE-GOING EDGE . 
9/75 
FIGURE 11 - WWV Time Code (see Ref. 6) 
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FIGURE 13 - Envelope Detector 
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detector. The low-level output (approximately one volt) of 
the detector is then converted to standard TTL levels using 
a Schmitt trigger. FIGURE 14 shows the transfer 
characteristic of the Schmitt trigaer. In order to get the 
proper level input to the Schmitt trigger, potentiometer R2 
(see FIGURE 12) can be adjusted without affecting the rest 
of the circuit. The output of the Schmitt trigger is the 
logical complement of the BCD time code. 
Decoding of the BCD time code is accomplished with 
the circuit shown in FIGURE 15. The Schmitt trigger output 
is inverted (to give the time code in its uncomplemented 
state) and applied to the inputs of positive edge triggered 
monostables and flip-flops. MSMV (monostable multivibrator) 
il and FF (flip-flop) :jj:l form a 11 1-0 11 detector, while MSMV 
i2A and FF :jj:2 form a position marker detector. Upon a 
positive edge (corresponding to the beginning of each 
second), both monostables are triggered and time out. At 
the end of each respective time out period (t = 0.35 sec. or 
0.65 sec.), the Q outputs of the monostables supply a 
positive edge to the clock inputs of the D flip-flops, which 
latch whatever is at the input at that instant. MSMV .#3 and 
4 and FF #3 are needed to detect the beginning of each 
minute, which is signified by a position marker followed by 
a 1.03 second period during which no pulse is transmitted. 
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FIGURE 15 - Digital Decoding Block Diagram 
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The counter is used to supply clock pulses to the 
shift register only during the interval between position 
markers Pl and P3 (see FIGURES 11 and 16} when hours and 
minutes information is transmitted. MSMV i2B reduces the 
pulse length into the counter from one or two seconds to .22 
seconds, so that no bits of data are lost. Three 74LS164 
shift registers are used to convert the serial input code to 
a parallel output. 
Due to the method of decoding and the WWV broadcast 
format, the decoded time will be behind the actual time. 
The reasons for this are most easily understood by examining 
FIGURES 11 and 16. From FIGURE 11, it can be seen that the 
time transmitted during the one minute frame is actually the 
time at the beginning of the frame. This means that the 
information latched into the shift register at the end of 
the minute is one minute behind the actual time. An 
additional error of approximately 1.15 seconds is incurred 
due to the method of decoding. As can be seen from FIGURE 
16, the pulse that strobes the latches is generated 1.15 
seconds after the beginning of the minute. Both of these 
sources of error are unimportant, since the decoder will be 
interfaced to a microprocessor that will easily account for 
such errors (see "Interrupt Routine" in CHAPTER III). 
POSITION MARKER BINARY 11QNE •• 1r, I· 77sec -, r- .1-75ec Pi. Po -, r 1.0 sec 
"' BEGINNING OF MINUTE 
.35 sec 





_JI...... t sec 
~II- CLEAR COUNTc~ AND 
~  INTERRUP"f" MIC~PP.oCESSOR 
----
FIGURE 16 - Timing Diagram 
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V. CONCLUSIONS AND RECOMMENDATIONS 
The new master clock and WWV decoder were built and 
worked as originally planned. There are, however, several 
areas for improvement that should be mentioned. 
The WWV receiver uses a simple half-wave dipole 
antenna that is designed for reception of 15.0 MHz only. 
While it is felt that this arrangement provides adequate 
reception, a more broadband antenna would allow for 
better reception of the 5.0 and 10.0 MHz signals that 
the receiver is capable of receiving. To change the 
reception frequency, buttons on the presently installed 
receiver must be pushed manually. Receivers that auto-
'matically switch to the strongest carrier signal are 
commercially available and would be nice to have, but 
such a receiver might be too expensive to be practical. 
None of the above modifications would necessitate dis-
abling the master clock at any time. 
The real-time clock chip (MM58167) also contains a 
calendar that could be used for some specialized functions 
such as eliminating the EST/ EDT switch or even ringing the 
bells on days and times that could be programmed into the 
EPROM now used to store the master clock software. The 
only disadvantage to undertaking such projects is that 
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MASTER CLOCK OPERATION PROCEDURE AND 
MASTER CLOCK AND WWV DECODER DISASSEMBLY GUIDE 
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OPERATING PROCEDURE 
First Power-Up Procedure 
This procedure must be performed any time the master 
clock display time and school clock time do not match. All 
clocks must read within ten minutes of 3:00. This is 
accomplished by connecting normally open switches from wire 
1 to wire 2 (switch #1) and from wire 4 to wire 5 (switch 
#2) (see FIGURE 17). Switch #1 should be opened and closed 
70 times (0.5 second closed, 1.5 seconds open each time) 
while switch #2 remains open. All clocks should now read 
one minute before the hour; To advance to the next hour, 
close switch #2 and open and close switch #1 six times (same 
duty cycle as before). Now open switch #2, and then open 
and close switch #1 70 times. The clocks should now read 
one minute before the hour. Keep advancing to the next hour 
until the clocks read 2:59. If any clocks read, say, 1:59 
or 3:59 while the majority of the others read 2:59, the 
clocks with erroneous readings must be manually advanced to 
read 2:59. 
System Connections 
When making connections, the power supply and WWV 
receiver should be OFF and UNPLUGGED. 
1. Set the EST-DST switch on the master clock to 
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FIGURE 17 - Clock Advancement Connections 











2. Using banana leads, connect the power supply 
terminals to the corresponding banana jacks 
on the master clock and WWV decoder. BE 
CAREFUL not to connect the -12V or +12V 
supplies to the +sv terminal on the master 
clock. 
3. Connect the DIP header from the master clock 
to the socket on the WWV decoder box. Turn 
the GAIN ADJUST knob on the decoder fully 
counterclockwise. 
4. Connect the phone plug from the WWV receiver 
to the phone jack on the decoder. 
5. Connect the labeled wires from the master 
control box to the corresponding terminals 
on the master clock terminal strip. 
6. Connect the antenna to the WWV receiver. 
7. Plug the line cord of the power supply into 
a wall outlet. 
8. Turn the power supply on by flipping the switch 
on the supply to the "on" position at exactly 
3:00 PM. The system is now operational. 
9. Connect the negative terminal of the standby 
battery to the GND terminal on the power supply 
and then connect the positive terminal of the 
battery to the STBY terminal on the supply. 
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10. Turn on the shortwave receiver and tune it 
to WWV at 15 MHz. The volume setting is 
unimportant, since the input to the decoder 
is taken before the volume control. When a 
clear, non-fading signal is present, probe 
the terminal of the decoder adjacent to the 
input jack with an oscilloscope. The GAIN 
CONTROL knob on the decoder should be 
adjusted so that the signal at this point 
resembles FIGURE 18. No further adjustment 
should be necessary unless a different 
receiver is used in the future. 
If something happens to the receiver or 
decoder, the decoder can be disconnected from 
the master clock at any time without affecting 
master clock operation. 
The system is now fully operational and 
should not require any further servicing other 
than replacing the standby battery once a year. 
To replace the battery, reverse the procedure 
of step 9 to remove the old one and install the 
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1. The master clock must be disconnected from any power 
source during disassembly. 
2. Remove the six Phillips screws from the top panel of 
the master clock. 
3. Remove the two screws that hold the display in place. 
4. Remove the two screws that hold the EST-DST switch in 
place. The top cover may now be removed. 
S. Remove the four banana jacks from the cabinet. 
6. Unsolder the four wires going from the main board to 
the smaller board in the left rear of the cabinet. 
7. Remove the six screws that hold the main board in 
place. 
8. Pull up on the left side of the board and,at the same 
time, feed the DIP jumper through the grommet enough 
to allow the board to be turned over, so that the 
solder connections are accessible. 
9. To remove the smaller board, unsolder the four wires 
going to the triac and SCR, and then remove the two 
screws that hold the board in place. 
10. To install the board(s), reverse the above procedure. 
WWV Decoder 
1. The WWV decoder must be disconnected from any power 
source during disassembly. 
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2. Remove the four screws from the top of the decoder. 
3. Remove the four banana jacks from the cabinet. 
4. Remove the two screws that hold the socket on the 
side of the decoder in place and push the socket 
toward the inside of the cabinet. 
S. Unscrew the input jack retainer and push the jack 
toward the center of the cabinet. 
6. Remove the screw next to the input jack by 
unscrewing it from the cabinet. 
7. Remove the five nuts from the bottom of the box and 
pull the board from the cabinet. 




* ** MM58167 AND MC6802 DATA SHEETS 
*MM58167 data sheets were taken from 1980 National 
Semiconductor MOS/LSI Databook. 





Electronic Data Processing 
MM58167 Microprocessor Compatible Real 
lime CIQ.c.k 
General Description 
The MM68167 k a low threshold metal-gate CMOS 
circuit that functions as a real time clock calendar in 
bus-oriented microprocessor systems. The device includes 
an addressable counter, addressable latch for alarm-type 
functions, and 2 interrupt outputs. A power-down input 
allows the chip to be disabled from the outside world 
for standby low power operation. The time base is 
generated from a 32,768 Hz crystal-eontrolled .oscillator. 
Features 
• Microprocessor compatible 
• Thou5andths of seconds, hundredths of seconds, 
tenths of seconds, seconds, minutes, hours, day of 
the week, day of the month, and month counters 
with corresponding latches for alarm-type functions 
• Interrupt output (meskable) with 8 possible interrupt 
signals: 
• Latch and counter comparison 
• Every tenth of a second 
• Every second 
• Every minute 
• Every hour 
• Every day 
a Every week 
• Every month 
• Power-down mode that d.isablti all outputs except for 
~ :.:an inttrrupt output that occurs on a counter 1atch 
-l'!"''-"comPl(ison. This is not the same es the m■skable 
~~ interrupt output 
' · -a Don't care states in the latches 
.' • Status bit to indicate clock rollover during a read 
··· • 32,768 Hz crystal reference, .;,,itf, only the in.put 
'.,, . · . . tuning capacitor and load capacitor needed externally 
,~ ·• /-o~ year calendar · 
Functional Description 
The MM58167 is a microprocessor oriented real time 
clock. The circuit includes addres5able real time counters 
and addressable latches, each for thousandths of seconds 
thrwgh months. The counter and latch are divided into 
bytes of 4 bits each. When addreued , 2 bytes will appear 
on the data t/0 bus. The daui, in binary coded decimal, 
can be transferred to and from the counters via the data 
.-. 1/0 bu• so that each set of 2 bytes ( 1 word} can be 
- ·-.sad independently as grouped in Table I. 
If either of the bytes in the above 8-bit counter words 
do not legally reach 4-bit lengths (e.g., day of the week 
uses only the 3 least significant bits) the unused bits will 
be unreCO!P'lized during a write and held at Vss during 
a read. If any illegal data is "mered into the counters 
during a write cycle, it may toke up to 4 clocks (4 
months in the case of the n,c,,:;!, counter) to restore 
legal BCD data to the counter ,.,uing normal counting. 
The latches will read end· write •ti 4 bits per byte. Each 
of the counter and latch words can be reset with the 
appropriate address and data inputs. The counter reset is 
a write function. The latcti.es can be programmed to 
compare with the counters at all times by writing 1 's 
into the 2 most significant bits of each latch, thus es-
tablishing a ·don't care state in the latch. The don't 
care state is programmable on the byte level, i.e., tern 
of hours can coritain a don't care state, yet unit hours 
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Order Number MM58167N 
See Package 22 
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II STANDBY INTERRUP°'f 
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Absolute Maximum Ratings ,I-•· • . 




0 c to +as•c. .,·,, 




lead Temperature (Soldering, 10 secondsl · 300•c 
Electrical Characteristics TA= -2s0 c to +B5°C, Vss = ov 
PARAMETER CONDITIONS MIN TYP MAX UNITS 
Supply Voltage 
Voo Ouiputs Enabled 4 .0 5.5 V 
Voo (Note 1! Power Down Mode 2.0 5.5 V 
Supply Current .. . -
loo. Static Outputs TRI-STATE, 10 itA _; , 
f1N • oc. Voo • 5.5V ,. 
loo, Dynamic OutpUts TRI-STATE, 20 ' µA : I fJN • 32 kKz. Yoo• 5.5V, . 
YiH~Voo-0.3V, V1L-SVss+0.3V 
loo. Dynamic Outputs TRl-5TATE, 12 mA 
f1N • 32 kHz, Vbo • 5.6V, 
V1H • 2.0V, Vt_l • 0.8V ., . 
Input Voltage 
logical low . . . 0.0 0.8 . V 
Logical High 2.0 Voo · V 
) 
Input leakage Qment Vss ,S V1N ,S Voo 1 µA 
Output lmpe<Wlee (1/0 and lntwrupt Output) 
Logical low Voe· 4.76V, •oL • 1.6 mA 0.4 V 
Logical High Voo • 4.75V, loH • -400 µA, 2.4 V 
IQH•-10,uA 0.BVoo V 
TRI-STATE® VouT· ov, -1 " µA , 
vouT•Voo 1 µA 
' 
Output Impedance (Ready and Standby lntarrupt Output) 
Logical Low, Sink Voo • 4.76V, IQL • 1.6 mA 0.4 V 
l.ogical High, Leakage VouT-SVoo 10 µA 
Note 1: To insure that no illogal data i1 read from or written into th• chip during - up, tho i,ower down input should bo onabled only uftH 
all omer lin19 IAead, Wrtta , Chip Select, end Data Bu1I are valid. 
Functional Description (Continued) 
'TABLE I 
COUNTER ADDRESSED 
UNITS MAX USED TENS MAX USED 
DO D1 D2 D3 BCD CODE D4 05 06 D7 BCD CODE 
Ten Thousandlhs of a Second 0 0 0 0 0 1/0 1/0 1/0 1/0 9 
Tenths and Hundredths of Seconds 1/0 1/0 1/0 1/0 9 1/0 · 110 1/0 1/0 9 
Seconds 1/0 1/0 I 1/0 1/0 9 1/0 1/0 1/0 0 5 
Minutes 1/0 1/0 1/0 1/0 9 1/0 1/0 1/0 0 5 
Hours 1/0 1/0 1/0 1/0 9 1/0 1/0 0 0 2 
Dav of the WHk 1/0 . 1/0 1/0 0 i 0 0 0 0 0 
Day of Che Month 1/0 1/0 1/0 1/0 9 1/0 1/0 0 0 3 
I 
Month 1/0 1/0 1/0 1/0 9 1/0 0 0 0 1 
S-348 
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Functional Description (Continued) 
TABLE II. ADDRESS CODES AND FUNCTIONS 
A4 A3 A2. A1 AO FUNCHON 
0 0 0 0 0 Counter - Thounndths of Seconds 
0 0 0 0 1 Counter - Hundredths and Tenths of Seconds 
0 0 0 0 Counter - Seconds 
0 0 0 1 Counter - Minutes 
0 0 0 0 Counter - Houn 
0 0 0 1 Counter - Dav of the Week 
0 0 0 Counter - Dev of the Month 
0 0 1 1 Counter - Months 
0 0 0 .o Latches - Thousandths of Seconds 
0 0 O· 1 Latches - Hundredths and Tenths of Seconds 
0 0 1 0 L1tclla - Seconds. 
0 0 1 1 Latches - Minutes 
0 0 0 Latches - Houn 
0 0 1 Latches - Dey of the WNk 
0 0 Latches - Dey of the Month 
0 1 1 Lltches - Months 
0 o · 0 0 lntarrupt Status Register 
a. 0 0 1 Interrupt Control Reoi.stllr 
' 
0 0 1 0 Counter R-t 
0 0 1 Lm:hResef 
1 0 1 0 0 St■tul Bit 
1 0 0 "GO" Cornm-,d 
0 1 0 SUndbv Interrupt 
Test Mada 
All others unused. 
., . . 
• I 
TABU Ill. COUNTER AND LATCH RESET FORMAT . 
.:l 
DO D1 D2 D3 D4 05 06 b7 COUNTER OR LATCH RESET ·' ,-. 
0 0 0 0 , 0 0 0 , Thousandths of Seconds ,, 
0 0 0 0 0 0 0 Hundredths and Tenths of Seconds ... 
0 0 1 0 0 0 0 0 Seconds 
0 0 0 1 0 0 0 0 Minutal 
0 0 0 0 0 0 0 Haun 
0 0 0 0 0 1 0 o· Days of the Week 
0 0 0 0 0 0 0 Days of the Month 
0 0 0 0 0 0 0 Months 
FOR COUNTER RESET A4-A0 MUST BE 10010 
FOR LATCH RESET A4-A0 MUST BE 10011 
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Functional Description )Continued) ' 
Following a read of any real time counter a status bit 
read should be done. If during a counter read cycle the 
clock rolls over, the data read out could be invalid. 
Thus, during a read if the clock rolls over the status bit 
wi!I be set. The status bit will appear on DO when read, 
D 1 through D7 will be zeros. 
To synchronize the clock with real time a '"GO" com-
mand exists which can be used to reset the thousandths 
of seconds, hundredths and tenths of seconds, and 
seconds counters. After setting the lower frequency 
counters (minutes through months), the appropriate 
address and a write pulse can be sent to reset all counters 
mentioned above. This allows the clock to be started at 
an exactly known time. It can also be used as a. stop-
watch function. The "GO" command is the start and a 
counter read is the stop point. The clock does not 
stop during or following a read, so each read, would 
be a splinime. 
A second special command will enable the standby 
interrupt output. The standby interrupt output is trie 
only input or output enabled during the power down 
or standby mode. Power down occurs when the power 
down input goes to a logical zero level.' In this mode 
the outputs are TR I-ST A TED and the inputs ignored 
regardless of the state of the chip select. The standby 
interrupt is enabled by writing a 1 on the DO line with 
the standby interrupt address selected. On the next 
counter-latch comparison the open drain output device 
turns on, sinking current. The output will be turned 
on immediately upon writing a 1 on DO if the compar-
ison occurred before the write, yet is still in effect. 
To disable the output a zero on DO is written at the 
standby interrupt address. The write cycles must occur 
during normal operation, but the output can become 
active during power down. This feature can be used to 
turn the power back on during a power down mode 
(see Figure 4 for a typical application). R9fer to Tables 11 
and 111 for the address input codes and functions and for 
the counter and l~tch reset format. 
The interrupt output is controlled by the interrupt status 
register (8 bits) and the interrupt control register (8 bits). 
The status register contains the present state of the 
comparator (compares the counters and latches) and the 
outputs (1 bit each) of the tenths of seconds, seconds, 
.. " .. " .. 
minutes, hours, week, day of the month, and month 
counters (Figure 1). The interrupt status register· can 
only be read.'~ The interrupt control register is a mask 
register that regulates which of the 8 bits in the status 
register goes out as an interrupt. The control register 
cannot be read from. A 1 is written into the control 
register to select the appropriate interrupt . output. 
If more than a single 1 exists in the control register 
each selected bit will come out as an interrupt. This 
will appear as an interrupt occurring at the highest 
frequency selected. The interrupt is acknowledged by· 
addressing and reading the status register. Once ac-
knowledged the interrupt output and status register are 
reset. The only way to disable the interrupt output is 
to write all O's into the control register or to enable 
the power down input. 
The 1/0 bus is controlled by the read, write, ready and 
chip select lines. During a read .cycle (RD = 0, WR = 1, 
CS = 0, ROY = 0) the data on the 1/0 bus is the data 
contained in the addressed counter or latch. During a 
write cycle (RD = 1, WR= 0, CS= 0, ROY= 01 the data 
on the 1/0 bus is latched into the addressed counter or 
latch. At the start of each read or write cycle the ADY 
signal goes low and will remain low until the clock has 
placed valid data on the bus or until it has completed 
latching data in on a write. The chip select line is used 
to enable or disable the device outputs. When the chip 
is selected the device will drive the 1/0 bus for a read 
or use the 1/0 bus, as an input for a write. The 1/0 
bus will not be affected when the chip is deselected. 
·The outputs driving the bus will go to the TRI-STATE 
or high impedance state. The chip will not respond to 
any inputs when deselected. Refer to Figures 2 and 3 
for read and write cycle timing. 
.. 
The clock's time base is a 32,768 crystal controlled 
oscillator. Externally, the crystal, the input tuning 
capacitor; and the output load capacitor are required. 
Included internally are a high gain inverter, an RC delay, 
and the bias resistor. To tune the oscillator a copstant 
read can be done on one of tl1e higher frequency count-
ers. For example, a constant read of the thousandths 
of seconds counter will place an average 500 Hz signal 
on the D4 bus line. The period varies slightly due to dis-
able of latches during counter roll. 
" . .. IITIIIIIUPI' 
C'0UltOL 
Mllllllll 
FIGURE 1. Interrupt Register Format 
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Read Cycle Timing Characteristics TA - -2s°c to +ss°c, v00 • 4.ov to s.sv, vss c ov 
PARAMETER 
tAR Addreu Bui Valid to Road Strobe 
!CSR Qlip Select ON 10 Reod Strobe 
tRRV Rud Strobe to Rudy Strobe I 
lRVO Rudy Strobe to Ona V1lld 
tAD Add,- Bus Vllld to Cota Valid 
tRH Data Hold Timi from Trailing Edge of Read Strobe 
tHZ Trailing Edgo of Rood Strobe to TR l•ST ATE Mode 
tflVH Rold Hold r,,,,._After Ready Stn>be 
lRA Addrftl Bua Hold Time from Trailing Edge of Rud Strobe 
Data ...,, loading ii 100 pF 
Roady outpUt loading it SO pf 
Input and outPut AC ,iminv i-11 are: 
L,ovica1"1"•2,0V 
Logical ''O" - 0 .8V 











Write Cycle Timing Characteristics TA • -2s0 c to +ss°c, v00 • 4.ov to s.sv. vss • ov 
PARAMETER 
v.w Addrou Valid to Write Strobe 
ICSW Chip Sllect ON to Write Strobe 
'ION Data Valid Befon Write Strobe 
tWRV Write Strobe to Rudy Strobe 
IRV Rndy Strobe Width 
tRVH Write Hold Time After Rudy Strobe 
two Data Hold Tim■ After Writ■ Strobe 




Reody -t loading ia 50 pf 
Input -- AC ,;,n;ng -• _, 
L111i<lll ''1H•2.0V 
Logical '11" • O.SV · 











FIGURE 2. Read Cycle w .. 1form1 
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Switching Time Waveforms (Continued) 
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1 v• y• 
•R i1 required far mlcrowan crystal• R•200K 
I IITS 




MICROPROCESSOR WITH CLOCK ANO OPTIONAL RAM 
The MC6802 Is a monolithic 8-btt mIcroprocfi·sor that eon1a,ns all the 
registers and accumulators of the presen1 MC.t~L(t plus an In1ernaI clock 
oscillator and dn11er on the same ch,p In ado1o1on . the MC6802 has 128 
bytes of on-board RAM located a, hex adare5ses $OC(X) 10 S007F The 
first 32 bytes of RAM. at hex addresses S(X)(X) 10 5001 F. may be re tamed 
in a low power mode by utthz1ng Vee standb1•. thus. tac11tta11ng 
memorv ;etention during a power-down situaucn. 
H,., MC6802 is completely software companble wI1h the MC68CXl as 
well as tt,e enure M6B(X) family of parts . Hence. the MC6802 Is expand-
11ble to 64K words. 
The MC6802NS ,s identical 10 the MC6802 without standby RAM 
feature. The MC6808 Is 1dentteal to the MC6802 v.11hout on-board 
RAM 
• On-Chip Clock Corcun 
• 128 x 8 Bit On•Chtp RAM 
• 32 Bytes of RAM are Reta1nable 
• Soltware-Comp111ible with the MC6800 
• Expand~ble 10 64K Words 
• Standard TTL-Compattble Inputs and Outputs 
• 8-Bn Word S,ze 
• 16-Bn Memory Addressing 
• Interrupt .Caoab1h1v 
PART NUMBER DESIGNATION BY SPEED 
MC6802 MC68()! MC6802NS 
11 .0 MHzl 11 0 MHz) 11.0 MHzl 
MC6SA02 
11 5 MHz! • 
MC68B02 
12 0 MHz! 
MC68A08 




11cc 11cc vcc 
Coun1el'/ l MC6846 ~ ~ Timer 1/0 ROM , 110, Tomer MR 
nm cso \/MA \/MA HAtT i Ctock E RE 2 k BvIes ROM 
10 lfO Lines 
P. i'w 
R/W MC6802 NMI 
3 L,ne, T,me, MPU BA 
1/0 00-07 00-07 
EXT AL ~-\ 
D 
Conuol l C~2 AO-AtO. AO•t.15 XTAL CPI cs, 
7 7 
Tf1lS bJock diagram shows a 1ypw:a1 cos1 ettec1tve m,crocomputer ll"le MPU ,s 
1"9 center ot cne nt,c,ocoouter iystem and 15 shown ,n a minimum svs1em ,nter• 
lacing wnl"I a ACM comb1nanon ch,p It ,s not 1n1ended tnat this system be 










WITH CLOCK ~ND OPTION·Al 1AM 
~,.,,.,; 






















A 11 11ss 
"Ptn 35 muSI be ued 10 5 I/ on 1ne 68:12111S 
• • Ptn 36 must be lied 10 ground for the 6808 
6802•MC6808•MC6802NS 
OPERA TING TEMPERATURE RANGE 
o.,,;.,. Speed Svmbal Value 
M csao;z P, L 11.0 MHzl 
TA 
0 10 • 70 
MCl5802CP ,CL 11.0 MHzl -40 to +85 
MC6BA02P,L 11.5 MHzl 
TA 
0 !O + 70 
MC68A02CP ,CL 11 .5 MHzl -40 to +85 
MC6B802P,1. 12.0 MHzl 
I TA 
0 10 ♦ 70 
MC68802CP .Cl 12.0 MHzl -40 10 +BS 
MC6802NSP .I. 11,0 MHzl T..,. 0 10 • 70 
MC68:l8P,t. 11.0 MHzl 
MCG&AoeP ,L 11 .5 MHZI TA 0 to +70 
'-'C69lla!P ,I. <2.0 MHzl 
DC ELECTRICAL CHARACTERISTICS tvcc· 50 vc1e : 5'111. v55 - . ,.. 10 o t o 10•c . unless o,h_rse notecll 
Chanc:lerim: S,-mbol Min Typ "'·• 
lngu1 H,gll Voltage Logic. EXT Al.. ffie'r 
lnout I.ow Vouaoe Logic. EXT AL. "t~t 1 
1npu1 LU-■gs Current <V,n • 010 5.2!, V, vcc •maal Logic 
Output H,;1'1 Voltage 
U1,0ac1• - ~,.A, Vee• """I 00-07 
111,aao • - 145 ~A. vcc • "'"'' A().Al!i . RiW, VMA, F. 
111,oac,• - 100,.A, VCC""""' BA 
Output Low Vonage IILn~~ • I 6 mA. vcc • mini 






1v.,,-o. TA• 25•c. I• 1 0MHll 1»D7 
Logic Inputs. EXT AL 
AO-Ai5, R/W. VMA 
'In -•l•'WM mooe, ma•1mum - dllSl!MIIIOn ,s lftS ,,,.,. 42 mW 




v,~ V51;-0.3 -.~~· - '0 
VOH 




?tNT - 0.600 
vsee ,.o -





CONTROL TIMING tvcc• 50 V :l' . vss• 0 T T A• 1, 10 T H, unteu OIMIWIM notedl 
MCIIIIZNS, MctiaA.02 
a---;.a Symllal Me&m ~,IU,OI .... Maa Ml , Ma 
F-leQuencv of Operauon 'o 0.1 1 0 0,1 . 1.5 
Crvs111 Frl!IQuencv IXT"l 1.0 4.0 1.0 6.0 
E.ie1n,1 OM:1lla1or F,equency 4•1o 0,,4 4.0 04 6.0 
Crystal OSClllil101 S1ar1 Uc r.,.,. 1,c 100 - 100 -
ProcP.<SOr ConlrolS tHALT, MA, RE. Ht!>t I , IHU NMII 
Processor Control Setup T,,,,. 1PCS 200 - 1ol(J -


















































' . " 
fy1C6802• MC6808• MC6802N S 
WAIT state by tl:le occurrence of a maskable !mask bit •I • 01 
or nonmaskable interrupt. This output is capable of driving 
one standard TTL load end 30 pF, 
INTERRUPT REQUEST lm01 
A low level on this input requests that an interTupt se• 
quence be generated within the machine. The processor will 
wait until · it completes the current instruction that ,s being 
excuted before it recognizes the request. At that time. ii the 
interrupt mask bit in the condiuon code register is not set, 
tne machine will begin an inte<ruPt seQuence. The index 
r,>gister, program counter, ec:cumulators, and condition 
cede register are stored away on the stack. Next the MPU 
wolt '"?Ond to the interrupt request bv saning the interrupt 
mask bit high so that no lunher 1r\1em.101s may occur. At the 
end of ll'le Cycle, a 16-bit vectonng address which is located 
in memory locations $FFFB and $FFF9 is IOclded which 
eauses the MPU 10 brar,ch 10 an 1nrerru0t routine in memory. 
The R'AC'I' line must .be"in the high state for interruots 10 
be MNieed. lntern:pts will be l11Ched internally w n1l ft HALT 
is low. 
A nominal 3 kO puHup resi&10r to Vee should be used for 
wire-OR and op11mu111 control of 1n1errup1s. I~ may be tied 
directly 10 Vee 11 not used. 
ffEm 
This input is used 10 reset and start the MPU from a 
power-down condition, resulting from a power failure or an 
initial start-up of the processor , When this line ,s low, the 
MPU is inactiw and the information 1n the registers w,11 be 
lost. If a high level is detected on tt,e input, this will signal 
the MPU to begin the res1an.sequence. This will start execu-
59 
tion of a rou11ne to ino11al,ze :ne processor from its 1eset con-
dition. All the higher order address lines w,11 be lorceo high 
FOf the restan, the last two ISFFFE, SFFFFI locations ,n 
memory will be used to iQad the program that is addressed 
by the program counter. Dunng the restart routine. the inter-
rupt mask b111s set and must be rese1 before the MPU can be 
interrupted by iAo. Power-up and reset r,ming and p0wer-
down sequences arc 911own ,n Figures 9 and 10, respectively. 
RESET. when brought low ; must be held low at least th•ee 
clock cycles. This allows aC:1t0ua1e time 10 respond 1nt!"'nally 
to the reset. This is independent ol the trc power.-up 1ose1 
that is required. 
When REStT is released ,t musr go through the low-to• 
high threshold without bouncing, oscillaung, or otl,erw,se 
causing an erroneous reset lless- than three clock cycles! 
This may cau5e improper MPU operation until the f'Ht valid 
reset. 
NON-MASKABLf INTERRUPT INMU· 
A low-going edge on this input reouests that a non-
maskable interrupt seQuenca be ge,,erated within the pro• 
cessor. As with the interruot reQuest signal, the processor 
will complete the current ,n,:,nuction that is being executed 
before it re<:ognizes the iiiiiir1 signal. The ,nterrupt mask bn ,n 
the condition code registe, n.os no ellect on NMT, 
The index reoister, program counter. accumulators, and 
i:ondition code registers are srored awav on 11,e s,ack. Al the 
end of the cycle, a 16-bit '1ec1oring address which is located 
in memory locations $FFFC and SFFFO ,s 1oadeu causing 1ne 
MPU 10 branch to an interrul)t service routine in memory. 
A l'IOminal 3 ldl pullup resistor to V cc should be used for 
wire-OR and optimum control of interrupu,. NMi may be 11ed 
FIGURE II - POWER-UP AND RESET TIMING 
vcc 
NOTE: II oplion I is chosen, RESET and RE pin, an be ued together. 
Ocn1011 I 
Is .. Note !!atowl 
Option 2 




RAM ENABLE (RE· - MC6802+MC6802NS ONLYI 
A. TTL-compauble RAM enable Inpu1 controls the on-chip 
RAM of the MC6802. When placed In the high state, the on-
chip memory Is enabled to respond to the MPU controls. In 
the low state, RAM is disabllld. This pin may also be utllized 
to disable reading and wnting ihe on-chip RAM during a 
power-down sI1uauon. RAM Enable must be low three 
Gycles before Vee goes below 4.75 V during power-down. 
fiAM enable must be tied low on the MC680B. RE should be 
tied to the correct high or low state ii not used. 
EXT AL AND XT AL 
These inputs are used for the· internal oscillat0r that mav 
be crvs1al controlled. These connections are for a parallel 
resonant fundamental crystal lsee Figure 121. IAT-cut.l A 
divid•by-four circuit has been added so a 4 MHz crvstal may 
be used in lieu of a 1 MHz crystal tor a more cost-effective 
svstem. An example of the crystal circuit layout Is Shown In 
Figure 13. Pin 39 may be driven externally by a TTL input 
Sign al tour times the required E Clock freQuency. Pin 38 is to 
be grounded. 
An RC network is not directly usable as a frequency 
source on pins 38 and 39. An RC network type TTL orCMOS 
oscillator will wor.k well as long as the TTL or CMOS output 
drives the on-chip osc1llat01'. 
LC netWOrks are not recommended 10 be used in place of 
the crvstal. 
If an external Clock is used, it may not be I1al1ed tor more 
than IPWoL• The MC6802, MC6808 and MC6802NS are 
(lynamic pans except tor the internal RAM, ~;;d require the 
~•1ernal clock to retain information. 
MEMORY READY (MRI 
MR is a TTL-compauble input signal conirotling the stret• 
Ching of E. Use of MR requires synchronization with the 4xt0 
signal, as Shown in Figure 14. When MR is high, E will he in 
normal operation. When MR is low, E will be stretched in• 
,tegral numbers of half periods, thus allowing interface to 
slow memories. Memory Rudy timing is shown in Figure 15. 
MR Should be tied high (connected directly 10 Vcct ii not 
used. This is necessary 10 ensure proper operation of the 
pan. ~ maximum stretch is 1cyc . 
. ENABLE (El 
This pin supplies the clock for the M PU and the rest of the 
SVStem, This is a singl•Phase, TTL-compatible dock. This • 
dock may be conditioned by a memory read signal. This is 
aquiyalent 10 o2 on the MCSD>. This output is capable of 
driving one standard TTL load and 130 pF. 
Vee STANDBY (MClllm ONLY) 
This pin supplies the de voltage to the first 32 bytes of 
RAM as well as the RAM Enable (REI control logic, Thus., 
retention of data in this ponion of the RAM on a powe-f'•up, 
power-down, or standby condition is guaranteed. Maximum 
current drain at Vse maximum is ISBB· For the MC6802NS 
this pin must be connected to Vee. · 
60 
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M6800 ASM V3.3 Pa.9e 1 
;JAY PFEIFER, THESIS PROJECT 
; THIS IS THE SOFTWARE FOR CONTROLLING THE SPEED SCHOOL 
;CLOCKS. TIMES FROM A REAL-TIME CLOCK, WWV, AND THE 
;SCHOOL CLOCKS ARE CONTINUOUSLY COMPARED AND PULSES TO 
;THE SCHOOL CLOCKS ARE GENERATED AT THE PROPER INSTANTS. 
;**************************************************************** 




- RANDOM ACCESS MEMORY <RAM> 
USED TO CHECK FOR FIRST POWER-UP 
;01H,02H -
;03H,04H 
24 HR SCHOOL CLOCK TIME (02H=HRS, OlH=MIN> 
24 HR REAL-TIME CLOCK TIME (04H=HRS, 03H=MIN> 




PREVIOUS 24 HR WWV TIME+ 1 MIN (08H=HRS, 07H=MIN) 
- SECOND PREVIOUS 24 HR WWV TIME+ 2 MIN <OAH=HRS, 09H=MIN> 
- TEMPORARY 24 HR WWV, RTC, OR SCHOOL CLOCK LOCATION 
(OCH=HRS, OBH=MIN> 
;ODH,OEH - 12 HR SCHOOL CLOCK TIME COEH=HRS, ODH=MIN> 





- NUMBER OF MINUTES DIFFERENCE IN HEX 
- NUMBER OF HOURS DIFFERENCE IN BCD 
- INITIAL STACK POINTER LOCATION AND LAST ADDRESS OF RAM 
;1000H-17FFH - READ ONLY MEMORY (ROM> 
;2000H-2016H - REAL-TIME CLOCK 
;3000H-3001H - WWV TIME <FROM DECODER> 
;4000H-4003H - PERIPHERAL INTERFACE ADAPTER <PIA> 
;SOOOH - ONE MINUTE SWITCH 
;6000H - EST,DST SWITCH 











00039 1000 OF 
00040 1001 4F 
00041 1002 B72016 
00042 1005 8608 
00043 1007 B72011 
00044 100A 86FF 
00045 lOOC B74000 
00046 100F B74002 
00047 1012 8604 
00048 1014 B74001 
00049 1017 B74003 
00050 101A 8E007F 
00051 101D 8652 
00052 101F 9100 
00053 1021 2721 
00054 1023 B72015 
00055 1026 8f~O 
00056 1028 B72003 
00057 1028 9701 
00058 102D B74000 
00059 1030 9703 
00060 1032 8615 
00061 1034 872004 
00062 1037 9702 
00063 1039 B74002 
00064 103C 9704 
00065 103E 8652 
00066 1040 9700 
00067 1042 2038 
)~ 
;**************************************************************** 
; TH IS IS THE POWER-UP SEG'~UENCE. ON THE FIRST POWER-UP, THE 
;SCHOOL CLOCKS ARE ASSUMED TO BE AT 15:00 AND THE REAL-TIME 
;CLOCK IS SET TO 15:oo. ON SUBSEQUENT POWER-UPS, THE DIFFERENCE 
; BETWEEN THE SCHOOL CLOCl<S AND THE REAL-TIME CLC•CK ___ IS COMPUTED 
;AND THE SCHOOL CLOCKS ARE UPDATED. 
;**************************************************************** 
ORG 1000H ;BEGINNING ADDRESS IS 1000H. 
SEI ;SET INTERRUPT MASK. 
CLR A ; DI SABLE RTC 
STA A 2016H ;STANDBY INTERRUPT. 
LDA A #08H ;GENERATE AN INTERRUPT 
STA A 2011H ;EVERY MINUTE. 
LDA A #OFFH ;CONFIGURE ALL PDRA & 
STA A 4000H ;PDRB LINES 
STA A 4002H ;AS OUTPUTS. 
LDA A #04H ;SET BIT 2 OF CRA & CRB 
STA A 4001H ;TO ALLOW ACCESS TO 
STA A 4003H ;PDRA & PDRB. 
LDS #007FH ;INITIALIZE STACK POINTER. 
LDA A #52H ;SEE IF THIS 
CMP A OOH ;IS THE FIRST 
BEQ RESET ;RESET OF THE SYSTEM. 
STA A 2015H ;RESET RTC SECONDS. 
LDA A #OOH ;SET SCHOOL CLOCK MIN =00. 
STA A 2003H ;WRITE TO RTC MINUTES. 
STA A 01H ;SCHOOL CLOCK MIN IN RAM. 
STA A 4000H ;PUT MIN ON DISPLAY. 
STA A 03H ;RTC MIN IN RAM. 
LDA A #15H ;SET SCHOOL CLOCK HRS =15. 
STA A 2004H ;WRITE TO RTC HOURS. 
STA A 02H ;SCHOOL CLOCK HOURS IN RAM. 
STA A 4002H ;PUT HOURS ON DISPLAY. 
STA A 04H ;RTC HOURS IN RAM. 
LOA A #52H ;SKIP THIS PART AFTER 
STA A OOH ;FIRST POWER-UP. 









00074 1044 B62010 
00075 1047 DEOl 
00076 1049 DFOB 
00077 104B BD1087 )· 
00078 104E DE 1 :3 
00079 1050 DFOD 
00080 1052 B62003 
000:31 1055 F62014 
00082 1058 C:501 
00083 105A 26F6 
00084 :L05C 970:3 
00085 105E '?71 :3 
00086 1060 B62004 
00087 1063 F62014 
00088 1066 C501 
000:3•,i 1068 26E8 
ooo•;>o 106A 9704 
00091 106C DE0:3 
00092 106E DFOB 
00093 1070 BD1087 :::-
00094 1073 BD10C3 :,. 
00095 1076 8D1097 )· 
00096 1079 BD1109 :::• 
;********************************************************** 
;THIS IS THE RESET ROUTINE THAT IS EMPLOYED AFTER 
;EVERY POWER-UP EXCEPT THE FIRST. UPON A POWER-UP, THE 
; REAL-TI ME CLOCK AND SCHOOL CLOCI< TI MES ARE COMPARED SO 
;THAT THE SCHOOL CLOCl<S CAN BE RESET TO THE CORRECT TIME. 
;********************************************************** 
RESET LDA A 2010H ;CLEAR RTC INTERRUPT BIT. 
LDX 01H ;SCHOOL CLOCK TIME. 
STX OBH ;PREPARE TO CONVERT TO 12 HR FORMAT. 
JSR HRS12 ;12 HOUR FORMAT. 
LDX 13H ;GET RESULT AND 
STX ODH ;STl)RE AT ODH,OEH. 
BADRD LOA A 2003H ;RTC MINUTES. 
LOA B 2014H ; VALID 
BIT B #01H ; READ 
BNE BADRD ; ? 
STA A 03H ;IF YES, STORE MINUTES. 
STA A 13H ; 
LOA A 2004H ;RTC HOURS. 
LOA B 2014H . VALID , 
BIT B #OlH ; READ 
BNE BADRD ; ? 
STA A 04H ; IF YES, STORE HOURS. 
LOX 03H ;PUT RTC TIME 
STX OBH ;AT OBH,OCH. 
,JSR HRS12 ;CONVERT RTC TIME TO 12 HR FORMAT. 
.JSR MINCAL ;CALCULATE MIN DIFFERENCE. 
.JSR HRSCAL ;CALCULATE HRS DIFFERENCE. 









00103 107C OE 
00104 107D 3E 
00105 







00113 1080 CEF3E5 
00114 1083 09 
00115 1084 26FD 
























;THIS IS THE MONITOR ROUTINE WHICH WAITS FOR A CHANGE IN 
;THE 
0
REAL-TIME CLOCK MINUTES OR A WWV END-OF-FRAME PULSE. 
;WHEN EITHER OF THESE OCCURS, AN INTERRUPT ROUTINE IS 
;SERVICED. 
;*************************************************************** 
MONITR CLI ;CLEAR INTERRUPT MASK. 
WAI ;WAIT FOR AN INTERRUPT FROM 
;EITHER WWV OR RTC. 
BRA MONITR ;AFTER INTERRUPT HAS BEEN 
- ;SERVICED, WAIT FOR ANOTHER. 
;************************************************************* 
;THIS ROUTINE GIVES A DELAY OF .9990 SECONDS AND IS USED 
;WHEN EITHER SENDING PULSES TO THE SCHOOL CLOCKS OR WAITING 
;FOR THE SCHOOL CLOCKS TO CATCH UP. 
;************************************************************* 
SECDLY LDX #62437 ;THIS LOOP GIVES 
LOOPl DEX ;A DELAY OF 
BNE LOOP1 ;.9990 SEC. 
RTS ;GO BACK. 
;*************************************************************** 
;THIS ROUTINE CONVERTS A 24-HOUR FORMAT TIME TO A 12-HOUR 
;FORMAT TIME. 
;*************************************************************** 
HRS12 LDA A OCH ;HRS TO BE CONVERTED. 
ADD A #88H ;TENS COMPLEMENT OF 12. 
DAA ;BCD RESULT. 
BCS GTTH12 ; IF POS, GO TO GTTH12. 
LDA A OCH ;IF NEG, HRS ARE ALREADY 
GTTH12 STA A 14H ;IN A 12 HR FORMAT. 
LDA A OBH ;MOVE MINUTES INFORMATION 
STA A 13H ;TO 12 HR LOCATION. 






























































;THIS ROUTINE CALCULATES THE NUMBER OF HOURS THAT THE SCHOOL 
; CLOCl<~S MUST BE ADVANCED IN ORDER TO BE SYNCHRONIZED WITH 
;EITHER THE REAL-TIME C:LOCI< OR WWV. 
;***************************************************************** 
HRSCAL LOA A OEH ,scHOOL CLOCK HOURS TO BE SUBTRACTED 
;FROM WWV OR RTC HRS. 
ADD A #66H ; FORM 
COM A ; TENS 
ADD A #01H ; COMPLEMENT. 
DAA ;BCD RESULT. 
LDA B 14H ;wwv OR RTC HOURS. 
ABA ;(WWV OR RTC)HRS - SCHOOL CLK HOURS. 
DAA ;BCD RESULT. 
BEQ HRSDIF ;NEEDED IF BOTH 12 HR TIMES HRS=OO. 
BCS HRSDIF ;C=l IMPLIES POS RESULT. 
ADD A #12H ;IF NEG RESULT, ADD 12. 
DAA ;BCD RESULT. 
HRSDIF STA A 16H ;STORE HRS DIFF. 
RT:; ;oo BACK. 
;*************************************************************** 
;THIS ROUTINE UPDATES THE VISUAL DISPLAY OF THE SCHOOL CLOCK 
;TIME LOCATED IN RAM. THIS ROUTINE IS ACCESSED IMMEDIATELY 
;AFTER A PULSE HAS BEEN SENT TO THE CLOCKS. 
;*************************************************************** 
UPDATE LOX 01H ;SCHOOL CLK INFO. 
STX OBH ; TEMPORARY REG I STER. 
JSR ADDMIN ;INCREMENT TIME. 
LDX OBH ;GET INCREMENTED TIME. 
STX 01H ; PUT SCHOOL CLOCI< TIME IN RAM. 
LOA A 01H ; SCHOOL CLOCK MINUTES. 
STA A 4000H ;MINUTES TO PIA. 
LDA A 02H ; SCHOOL CLK HOURS. 
STA A 4002H ;HOURS TO PIA. 







00170 10C:3 5F 
001 71 1 OC4 ','60D 
00172 10C6 9113 
00173 10C8 271D 
00174 lOCA 8B01 
00175 10cc 19 
00176 10CD 5C 
00177 10(:£ 8160 
00178 10D0 2702 
00179 10D2 20F2 
00180 10D4 960E 
00181 10D6 8801 
00182 10D8 19 
0018:3 10[19 8112 
00184 100B 2705 
00185 10DD 970E 
00186 lODF 4F 
00187 10EO 20E4 
00188 10E2 4F 
00189 10E3 970E 
00190 10E5 20DF 
00191 10E7 0715 
00192 10E9 39 
;************************************************************** 
;THIS ROUTINE CALCULATES THE NUMBER OF MINUTES tHAT THE 
;SCHOOL CLOCKS MUST BE ADVANCED IN ORDER TO CATCH UP WITH 
;EITHER WWV OR THE REAL-TIME CLOCK. 
;************************************************************** 
MINCAL CLR B ;CLEAR COUNTER. 
LOA A OOH ; SCHOOL CLOCK MI NLITES. 
ZERMIN CMP A 13H ;SEE IF WWV OR RTC MINUTES 
BEfl FIN I SH ; ARE THE SAME AS SCHOOL CLOCI< MI NUT ES. 
ADD A #01H ;INCREMENT SCHOOL TIME 1 MINUTE. 
DAA ;BCD RESULT. 







































;IF YES, MAKE ADJUSTMENTS. 
;IF SAME, KEEP DETERMINING DIFFERENCE. 




;IF YES, MAKE HOURS= 00. 
;IF NOT, STORE RESULT. 
;SET MIN= 00. 
;KEEP DETERMINING MIN DIFFERENCE. 
;HRS= 00. 
;STORE HRS= 00. 
;KEEP DETERMINING MIN DIFFERENCE. 








00198 1 OEA ·;:,60B 
00199 10EC 8801 
00200 lOEE 19 
00201 10EF 8160 
00202 1 OF 1 270::;: 
00203 10F3 970B 
00204 1 0F5 ~:9 
00205 10F6 4F 
00206 10F7 970B 
00207 10F9 960C 
00208 10FB 8B01 
00209 10FD 19 
00210 10FE 8124 
00211 1100 2703 
00212 1102 970C 
00213 1104 ~:9 
00214 1105 4F 
00215 11(>6 970C 











;THIS ROUTINE ADDS ONE MINUTE TO A 24 HOUR FORMAT BCD TIME, 
; TAKING INTO ACCOUNT MINUTE:3 ROLLOVER, HOURS ROLLOVER, AND 
;TENS OF HOURS ROLLOVER. EX; 23:59 + 00:01 = 00:00 
;*************************************************************** 
ADDMIN LDA A OBH ;MINUTES ,TO BE INCREMENTED. 
ADD A #01H ;INCREMENT MINUTES. 
DAA ;BCD RESULT. 
CMP A #60H ;END OF HOUR? 
BEfJ ENDHR ;IF YES, SET MINUTES= 00. 
STA A OBH ;IF NO, STORE RESULT 
RTS ;AND GO BACK. 
ENDHR CLR A ;CLEAR MINUTES 
STA A OBH ;AND ADD 
LDA A OCH ;ONE TO 
ADD A #01H ; HOURS. 
DAA ;BCD RESULT. 
, CMP A #24H ;MIDNIGHT? 
BEQ MIDNT ;IF YES, SET HRS= 00. 
STA A OCH ;IF NO, STORE RESULT AND 
RTS ;GO BACK. 
MIDNT CLR A ;CLEAR HOURS SINCE 
STA A OCH ; IT IS MIDNIGHT. 
RTS ;GO BACK. 
;**************************************************************** 
;THIS ROUTINE SENDS THE NUMBER OF PULSES NEEDED TO SYNCHRONIZE 
;THE SCHOOL CLOCKS TO EITHER WWV OR THE REAL-TIME CLOCK. 
; IF THE NUMBER OF PULSES IS )· 682 ( 11 HRS WORTH>, THEN IT WILL 
;JUST WAIT FOR THE SCHOOL CLOCKS TO CATCH UP. IF THE ·scHOOL 
;CLOCK MINUTES ARE= 59, A SWITCH AT 5000H IS OPENED AND 
;CLOSED 10 TIMES TO SYNCHRONIZE ALL CLOCl<S. IF THE SCHOOL 
;CLOCK MINUTES ARE= 00-49, A SWITCH AT 7000H IS CLOSED. 
;**************************************************************** 
°' 00 
00226 1109 9616 PULSER LDA A 16H ;NUMBER OF HOURS DIFFERENCE. 
00227 1108 2727 BEQ PLSMIN ;SKIP HRS PULSES IF =O. 
0022:3 110[1 :3111 CMP A #11H ;IF HRS DIFF= 11, 
00229 110F 2742 BEr, WAIT ;THEN WAIT. 
002:30 1111 C63E PLSHRS LDA B #(:,2 ;# PULSES TO BE SENT. 
00231 111:3 36 PLSOUT PSH A \ ;SAVE 
002~:2 1114 37 PSH B ; DATA. 
00233 1115 B75000 STA A 5000H ;SEND OUT A PULSE. 
00234 1118 BD119D :> ,JSR SHTWAI ;WAIT FOR .05 SEC. 
00235 111B BD1176 > .JSR FIFMIN ;SEE IF SCHOOL CLOCK 
00236 ;TIME= 50-58 MINUTES. 
00237 111E BD10AD )· .JSR UPDATE ;UPDATE DISPLAY. 
00238 1121 8D1080 -, _,. .JSR SECDLY ;WAIT TWO 
00239 1124 B01080 -, _,. JSR SECDLY ;SECONDS. 
00240 1127 8D1185 :> ,..ISF< CATUP ;TIME TO CORRECT CLOCKS? 
00241 112A 3~: PUL B ;RECOVER 
00242 112B 32 PUL A ; DATA. 
00243 112C 5A DEC B ;ONE LESS PULSE TO SEND. 
00244 112D 2c,E4 BNE PLSOUT ;ALL 62 PULSES SENT? 
00245 112F 8899 ADD A #99H ;SUBTRACT 1 FROM HOURS. 
00246 1131 19 DAA ;BCD RESULT. 
0024 7 11 :32 260D BNE PLSHRS ;HOURS CAUGHT·UP? 
00248 1134 9(:, 15 PLSMIN LDA A 15H ;MINUTES DIFFERENCE. 
00249 1136 27:30 BEQ ALSENT ;MINUTES TO BE SENT= 0? 
00250 .1. 1 ::::s :3(:, MINAGN PSH A ;SAVE DATA. 
00251 11 :39 B75000 STA A 5000H ;SEND A PULSE. 
00252 113C BD119D )· .JSR SHTWAI ;WAIT FOR .05 SEC. 
00253 113F 8D1176 -, .JSR FIFMIN ;SEE IF SCHOOL CLOCK _,. 
00254 ;TIME= 50-58 MINUTES. 
00255 1142 BDlOAD -, _,. JSR UPDATE ;UPDATE DISPLAY. 
00256 1145 BD1080 :::- JSR SECDLY ;WAIT TWO 
00257 1148 801080 -, _,. ,JSR SECDLY ;SECONDS. 
00258 114B BD1185 :::- ,.JSR CATUP ;TIME TO CORRECT CLOCKS? 
0025•;, 114E 32 PUL A ;RECOVER DATA. 
00260 114F 4A DEC A ;ONE LESS PULSE TO SEND. 
00261 1150 26E6 BNE MINAGN ;ALL PULSES SENT? °' \000262 1152 :;:9 RTS ;GO BACK. 
00263 115:3 :363C 
00264 1155 9015 
00265 1157 C63C 
00266 1159 36 
00267 115A ·37 
00268 1158 801080 :;:, 
00269 115E 33 
00270 115F 32 
00271 1160 5A 
00272 1161 2l:,F6 
0027:3 1163 4A 
00274 1164 26F1 
00275 1166 200D 
00276 1168 9601 
00277 116A B74000 
00278 116D 9602 
00279 116F B74002 
00280 1172 B01080 -, _,. 






00287 1176 9601 
00288 1178 8159 
0028';il 117A 2705 
00290 117C 8B51 
00291 117E 1•;,;, 
00292 117F 2503 
0029:3 1181 B77000 
00294 11 :34 :39 
WAIT LOA A #60 ;WAIT FOR 
SUB A 15H ;(60-MINPUL> MIN. 
ANMIN LOA B #60 ;COUNTER, 60 SEC= 1 MIN. 
PAUSE PSH A ;SAVE 
PSH B ; DATA. 
,JSR SECDLY ;WAIT A SECOND. 
PUL B ;RECOVER 
PUL A ;DATA. 
DEC B ;ONE LESS SECOND TO WAIT. 
BNE PAUSE ;WAITED A MINUTE? 
DEC A ;ONE LESS MINUTE TO WAIT. 
BNE ANMIN ;WAITED APPROPRIATE# OF MINUTES? 
BRA PULSNT ;GO BACK. 
ALSENT LDA A 01H ;GET SCHOOL CLOCK MINUTES. 
STA A 4000H ;DISPLAY MINUTES. 
LOA A 02H ;GET SCHOOL CLOCK HOURS. 
STA A 4002H ;DISPLAY HOURS. 
.JSR ~;ECDLY ;WAIT A SECOND. 
PULSN'T RTS ;GO BACK. 
;***************************************************************** 
;THIS ROUTINE DETERMINES IF IT IS NECESSARY TO CLOSE A SWITCH 
;BEFORE A PULSE IS SENT TO THE SCHOOL CLOCKS. THE SWITCH WILL 
; BE CLOSED FROM 00 MINUTES TO 4•;, MINUTES. 
;***************************************************************** 
FIFMIN LDA A 01H ;SCHOOL CLOCK MINUTES. 
CMP A #59H ;IF MIN= 59, 
BEQ CLOSSW ;THEN CLOSE THE SWITCH. 
ADD A #51H ;SEE IF SCHOOL CLOCI< 
DAA ;MINUTES ARE= 49-58. 
BCS QED ;IF THEY ARE, DO NOT CLOSE SWITCH. 
CLOSSW STA A 7000H ;CLOSE SWITCH. 






































00317 119D CEOC35 
00318 11AO 09 
00319 11A1 26FD 




;THIS ROUTINE DETERMINES IF THE SCHOOL CLOCKS MINUTES ARE= 59. 
;IF THEY ARE, THEN 10 PULSES ARE SENT OUT SO THAT THEY MAY ALL 
;BE SYNCHRONIZED TO ACTUALLY READ 59 MINUTES AFTER THE HOUR. 
;****************************************************************** 
CATUP LDA A 01H ;SCHOOL CLOCK MINUTES. 
CMP A #59H ;TIME TO SYNCHRONIZE 
BEQ ADVNC ;SCHOOL CLOCKS? 
RTS ;IF NOT, GO BACK. 
ADVNC LOA A #OAH 
ANOTHR STA A SOOOH 
;TEN PULSES TO SEND. 
;SEND A PULSE. 
PSH A ;SAVE DATA. 
.JSR SECDLY ;WAIT TWO 
.JSR SECDLY ;SECONDS. 
PUL A ;RECOVER DATA. 
DEC A ;ONE LESS PULSE TO SEND. 
BNE ANOTHR ;ALL PULSES SENT? 
RTS ;IF YES, GO BACK. 
;****************************************************************** 
;THIS ROUTINE GIVES A DELAY OF .05 SECOND AND IS USED IMMEDIATELY 
;BEFORE DETERMINING IF A PULSE NEEDS TO BE SENT TO 7000H. 
;****************************************************************** 
SHTWAI LDX #3125 ;THIS LOOP 
REDUCE DEX ;GIVES A DELAY 
BNE REDUCE ; OF • 05 SEC. 















00333 11A4 B62010 
00334 11A7 8508 ' 
00335 11A9 270A 
00336 
00337 11AB 4F 
00338 11AC 9716 
00339 11AE 4C 
00340 11AF 9715 
00341 11B1 BD1109 
00342 11B4 38 
00343 11B5 DE01 
00344 11B7 DF0B 
00345 1189 8D1087 
00346 11BC DE13 
00347 11BE DF0D 
00348 11C0 FE3000 
00349 11C3 DF0B 
00350 11C5 DF05 
00351 11C7 9C07 
00352 11C9 2647 
00353 11CB 9C09 
00354 11CD 2643 
;******************************************************************** 
;THIS IS THE INTERRUPT PROGRAM. AN INTERRUPT IS GENERATED IF 
;EITHER THE REAL-TIME CLOCK MINUTES ROLL OVER OR THE WWV DECODER 
;HAS A NEW FRAME THAT HAS JUST BEEN DECODED. THIS PROGRAM 
;DETERMINES WHICH DEVICE GENERATED THE INTERRUPT AND TAKES THE 
;APPROPRIATE ACTION FOR EACH CASE. IF THE REAL-TIME CLOCK 
; GENERATED THE INTERRUPT, THEN THE SCHOOL CL0O~S ARE :3 IMPLY 
;ADVANCED BY ONE MINUTE. IF, ON THE OTHER HAND, THE WWV DECODER 
; GENERATED THE INTERRUPT• THEN THE DIFFERENCE BETWEEN Wt,.JV AND 
;THE SCHOOL CLOCKS IS COMPUTED AND THE SCHOOL CLOCKS ARE 
;UPDATED <ASSUMING THE WWV TIME IS DETERMINED TO BE VALID). 
;******************************************************************** 
INTRPT LDA A 2010H ;CHECK RTC INTERRUPT 
BIT A #08H ;STATUS REGISTER. 



















;WWV GENERATED THE INTERRUPT. 
;PREPARE TO 
16H ;SEND ONE 
;PULSE TO 
15H ; SCHOOL CL0C~:~S . 
PULSER ;SEND ONE PULSE TO CLOCKS. 
01H 
0BH 
;GO BACK TO MONITOR PROGRAM. 
;CONVERT SCHOOL 
;CLOCK TO 













;PREPARE TO ADD 1 MINUTE. 
;WWV TIME LOCATIONS. 
;2 SUCCESSFUL DECODES 
;IN A ROW? 
;3 SUCCESSFUL DECODES 
; IN A ROW ? 
....... 
N 
00355 11CF BDlOEA > JSR 
00356 11D2 BD10EA > JSR 
00357 11D5 D60C LDA B 
00358 11D7 B66000 LM A 
00359 llDA 8405 AND A 
00360 11DC 8B66 ADD A 
00361 11DE 43 roM A 
00362 11DF 8B01 AOO A 
00363 11E1 19 DAA 
00364 11E2 1B ABA 
00365 11E3 19 DAA 
00366 11E4 2503 BCS 
00367 11E6 8824 AW A 
00368 11E8 19 DAA 
00369 11E9 970C WVTIME STA A 
00370 11EB BD1087 > JSR 
00371 11EE BD10C3 > J~ 
00372 11F1 BD1097 > JSR 
00373 11F4 C63A LM B 
00374 11F6 BD1080 > SECAGN JSR 
00375 11F9 5A DEC B 
00376 11FA 26FA BNE 
00377 11FC BD1109 > JSR 
00378 11FF 872015 STA A 
00379 1202 DE01 LDX 
00380 1204 FF2003 STX 
00381 1207 DF03 STX 
00382 1209 8602 LM A 
00383 1208 B72002 STA A 
00384 120E 862010 LDA A 
00385 

























;IF YES, ADD 2 MINUTES 
;TO WWV TIME. 
;WWV HOURS (24). 
;EST, DST SWITCH. 
;MASK ALL BUT DO, D2. . FORM , 
; TENS . COMPLEMENT. , 
;BCD RESULT. 
;WWV HOURS - (4 OR 5). 
;BCD RESULT. 
;IF POS RESULT, PROCEED AS NORMAL. 
;ADD 24 TO GET A POSITIVE#. 
;BCD RESULT. 
;24 HOUR WWV LOCAL TIME. 
;CONVERT TO 12 HR FORMAT. 
;CALCULATE MIN PULSES. 
;CALCULATE HRS PULSES. . **************** , 
; DELAY OF 
; 58 SECONDS. 
; **************** 
;SEND OUT APPROPRIATE# OF PULSES. 
;RESET RTC SECONDS. 
;PUT SCHOOL CLOCK 
;TIME IN RTC, 
;RTC IN RAM. 
;PUT 2 SECONDS INTO REAL-TIME CLOCK TO 
;ACCOUNT FOR THE SECONDS LOST IN PULSER. 
;MAKE SURE INTERRUPT STATUS 
;REGISTER IS CLEARED. 
;GO BACK TO MAIN PROGRAM. 
-..J 
w 
00:387 1212 DE07 NOGOOD LDX 07H ;ADD 1 MIN TO 
00388 1214 DFOB STX .OBH ;SECOND MOST RECENT 
00389 1216 BDlOEA :.-:- JSR ADDMIN ;WWV TIME AND 
00~:90 1219 DEOB LDX OBH ;STORE AT THIRD 
00391 121B DF09 STX 09H ;MOST RECENT LOCATION. 
00:392 121D DE05 LDX 05H ;ADD 1 MIN TO 
00:393 121F DFOB STX OBH ; MOS:T RECENT WWV 
00394 1221 BD10EA :::- JSR ADDMIN ;TIME AND STORE AT 
00::::95 1224 DEOB LOX OBH ;SECOND MOST 
00396 1226 DF07 STX 07H ;RECENT LOCATION. 
00397 1228 CE30D4 LDX #12500 ; WAIT UNTIL Wt..JV 
00398 122B 09 t,JWVDLY DEX ;INTERRUPT PULSE 
00:399 122C 26FD BNE WWVDLY ;IS OVER. 
00400 122E 3B RTI ;GO BACK TO MAIN PROGRAM. 
00401 END ;END OF CODE 
-...J 
-I>-
Tektr-onlx M6800 ASM V3.3 Sv111bol Table 
½WWVO (default) Section (122F) 
ADDMIN - 10EA ADVNC -- 118C ALSENT - 1168 
BADRD -- 1052 CATUP -- 1185 CLOSSW - 1181 
FIFMIN - 1176 FINISH - 10E7 OTTH12 - 1090 
HRSDIF - 10AA INTRPT - 11A4 LOOP1 -- 1083 
MINCAL - 10C3 MONITR - 107C NOOOOD - 1212 
PLSMIN - 1134 PLSOUT - 1113 PULSER - 1109 
REDUCE - 11AO RESET -- 1044 SECAON - 11F6 
UPDATE - 10AD WAIT --- 1153 WVTIHE - 11E9 
ZERHR -- 10E2 ZERMIN - 10C6 
401 Sour-ce Lines 401 Assembled Lines 14077 Bvtes eveileble 
>>> No essemblv er-r-or-s detected<<< 
ANNIN -- 1157 
ENDHR -- 10F6 
HRS12 -- 1087 
MIDNT -- 1105 
PAUSE -- 1159 
PULSNT - 1175 
SECDLV - 1080 
WWVDLV - 122B 
ANOTHR - 118E 
EOHOUR - 10D4 
HRSCAL - 1097 
MINAON - 1138 
PLSHRS - 1111 
QED ---- 1184 
SHTWAI - 119D 



















y WAIT FOi< 





























· DECRE: ME'NT 
MIN OIFF 






Pulser Routine - Cont. 
79 
INTRPT 
APO l MIN TO 
PREVIOUS WWV 
11HE+l ~ 2.'NO 
Pf(.EVIOIJS + C 
ADD .1. MIN iO 








H~S TO r Z.. HR 
Fo~HAT 
COMPARE WWV 





'"T'll"\E Tt) S£Col'I 
PREvtO\)S ilME 
+ Z "'ltNUTES 





SE"NO our A 
PULSE U51N6 f\.E'TUPJ-1 FROM 





12. H~. F'ORMt-; 
TIME 
CALC.lJLA1E 
















HAVE St.HOOi. ~ 
ANO WWV OR. 
RTC. TIME1 C.LE'AR 
A COUNTER 
APO I MINl.ifE 
TO SCHOOL TIME 
AND INCREMENT' 
CouNiER 
Al1D I TO 
SCHOOL t-lOUR.S, 
SET MIN: 00 
N . 
y 
STORE .# IN 







Determine Minutes Difference Routine 
82 
N 
HAVE wwv OR 
Rn: HOURS ~ 
.SC.liOOL HOU~ 
(AO.TUSTED) 










Hours Difference Routine 
83 
N 
HAVE 2i HR, 
FORMAT TIME 










REfUF\ N FROM 
sueP.OUTINE 
HRSl2 




1-tAVE TIME To 
BE /NCREHENTED 
ADO I MINUTE 
To MINUTES 
y 
ADD 1 TO HRS. 




Re'Tt.JRN FROM ----~ SU8R0UTINt: 
ADDMIN 






- C.LOCJ< TIME' 
, 
EXEc.vre ADO 










Update Display Routine 
APPENDIX IV 
BOARD LAYOUTS AND PIN DIAGRAMS OF NEW 
MASTER CLOCK AND WWV DECODER 
87 
0 RIZ. 0 
->N>-
RII i -H- C7 J_+ G8 
1. ~•T 
c"T ~-~ RB~ 
~I- ds Ql l~I -RE-s,-sri-oR-s I 
D5 ,,_ 1' 
J,744-" I 11446 1 
RE515fORSI IRE515TORS I IRESISllJRS I 
f C4 t ¾RIO R9 l,7+4b I j7H6 I 
~ 
'!-2 I~ MC<o802 0 MC6821 RI 
j_ I Tc3,___ ________ _J I 0 ILM3391~0IQI 
D3 it. I f1 --t+,..V:::::::: Dt ~ -"N- I f\2. 
0 
271G 
l,74LS08 I 74LS32 
I #I 
[)2 --t,f--tf- ..J! C2 R3 
D6~ 'f"" 
74LSl54 I,,~/~ MM58167 174L51251 174LSl251 
11 t/r-W,- I -mrx, I I 
R7 Rb R5 -W- f Cl 
---"'M- R4 
i::::.::1 174L504 I 1741.532.1 174l5125 I ~ I I '#2 I 1?4L51251 
0 
lf - ON BACK SID£ OF BOARD 






R4 - 200K 
R5- 154K 
RG:t - 390K 
C.I - 2opf 
C2 - 9 - 3S pF var. 
C3 - 20pf 
(4 - 20pF 
DI - IN 914 (Si) 
DZ - IN34A (&e) 
D3 - IN34 A 
D4- 1N914 
D5 - IN34A 
Ql - 2N2222 
Q2 - 2.N2222 
)(I - 32.7{,8 KH~ 
1'2 - 2.000 MH~ 
R7- 3. 3 K 
RB- 3. 3 K 
R9 - 10 K 
RIO - 4.7 K 
R11- IM 
Ric. - IM 
Rl3 - IM 
C 5 - . I p..F 
C~ - .+<- p-F 
C7 - .01 p.,F 
C8 - 500 rt-F 
D<o - IN914 





AS /6+~ AIO 07 ~ 05 1)4, 03 
+;- l 1i f-f1 i i Tr 
2+ 
2 71G, 74LSl54 
-~ - -- ~ -I ...... 
~ 
I 
·; Rrl If~ ·; i 
I 1
1
74-L5125 j j ..... 1
1
4...1..1...1..4...1..LS...1.o_.+-L..I 
J. I ~ I ½ l 11 4-1+1--1--------
Pin Diagram - Master Clock 
91 
F3 G3 A3 53 O 113 E3 
+5 
pe,5 P61 











)(f 07 D6 RC.. 
C2 D2 -:: 
DO 
DS PIN 12 PIN 14 
PIN "x" REFEA5 ,o PIN # X ON DIP H!::A?ER TO DECODE".'\ 




~ 174-20 I I 74LS041 c::.:J I I 
R5 J_.1_cz. 
f+-1 Cl TTl,LH~41 I 0 
(Wo) l+-1 ~ ~RIO 
R9 (Q) RG R7 f 
74L51'1+ 
I • I 
~ 74L574 1-y(l-l ~ RB Rl6 ~ LMl~--58 c.:.:.J I Ffttl,2 -J\/\/1- I I I 
--H- ca Rl7 Rl9 -.,.- Pl 
R2 + ~--, r c 9 _,,._ c1 R20 ~ } ~ T c 3 
r-7-41.,;-5-,~-+- 7+12, 
1
7tL51231 R25 ~ 1-+-1 ~8~ RII 1 # 2 1 MSMVtJ~ 1 l Rl2 LM339 Clo '-n- -U-::-1~ c~ c+ l 
~ 
~23 Jo.N-- c 5 --ft-- Rll --11.tV--~ 
~----. 74121 ,~J" I Rl4 Rl3 
7412.I I I -Y'-






~ NOTE - CAPACITORS NOT SHOWN ARE .I f-LF BYPASS 
REFER TO FIGURt::: 12. OR PIN DIAGHAM FOR COMPONf:NT VALUES 
I - BACK OF BOARD 
Board Layout - WWV Decoder I.O N 
Rl7- 5K POT 
Rl9 - 49.7 K 







PIN5 l PIN9 +S 








PIN 12 I) ~5 
_..
5
o-r l I i i r• 
14 
74LSl~t2 
I y 11 + 
- ~ ' 
& PIN 4- PIN II 
PIN 10 
+5 





X P'N 14 




R22 - 30K 
R23 - 2.7 K 
F\24 - l 1 K 











L.J y l +i ~ 
l)T5 
:~ R24 
♦ 5 H~CJ 
Y I I t I 
14 
7t12l 
I MSMV# 4 
C4-15 µ.F 
CS - 25 p.F 








ty I +15 I I I I 
l4- 74L574 
I FF~ 3 
j i I + 
-f-5 ... s 
CB- 22 t-tF 
C9 - 4.7~F 
•CI0-47 JJ-,F 
• - ~Ac.~ oF BoARO 
+5 




I + I 
+5 fs h l 
Ii' 74LS 74 
I FF #I, 2 





tS C7IIC.S -t-5 
~ r+f~ I I i "::" 
lb 
74LS 12.3 
I MSM V it 2. 
+IA I 4ft-;' R25 




f I I + I I 
14 74/2. / 
I MSMV #3 
'!ii I-;-





FOR ADDITIONAL C.OMPONE.NT VALIJ~S, 

















































JI r -- --
R 
.. rimI.~r .. 




,1,. SH1 ,i1-e Cte :sOP 
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MASTER CLOCK, WWV DECODER, AND 




MASTER CLOCK PRICE LIST 
QUANTITY DESCRIPTION UNIT PRICE AMOUNT 
1 MC6802 Microprocessor $7.95 $ 7.95 
1 MC6821 PIA $4.95 $ 4.95 
1 2716 EPROM $5.95 $ 5.95 
1 MM58167 Clock $8.95 $ 8.95 
1 74LS154 TTL IC $ .99 $ .99 
l SCS11C3 Optoisolator $1.19 $ 1.19 
1 M0C3010 Optoisolator $1.25 $ 1.25 
3 LM555 Timer $ .39 $ 1.17 
1 2.0 MHz Crystal $5.95 $ 5.95 
l 32.768 KHz Crystal $3.95 $ 3.95 
5 74LS125 TTL IC $ .49 $ 2.45 
4 7446 TTL IC $ .79 $ 3.16 
2 74LS32 TTL IC $ .35 $ .70 
1 74LS08 TTL IC $ .29 $ .29 
1 74LS04 TTL IC $ .29 $ .29 
1 LM339 Comparator $ .69 $ .69 
4 TIL 321 Display $ .99 $ 3.96 
1 DIP Jumper $1.65 $ 1.65 
2 40 Pin Socket · $ .63 $ 1.26 
5 24 Pin Socket $ .38 $ 1.90 
7 16 Pin Socket $ .30 $ 2.10 
10 14 Pin Socket $ .27 $ 2.70 
4 14 Pin Header $ .72 $ 2.88 
1 Triac $1.49 $ 1.49 
1 SCR $ .99 $ .99 
1 Perfboard $5.14 $ 5.14 
20 .lµF Capacitor $ .12 $ 2.40 
1 Project Box $9.95 $ 9.95 





WWV DECODER PRICE LIST 
QUANTITY DESCRIPTION UNIT PRICE AMOUNT 
3 74121 TTL IC $ .39 $ 1.17 
3 74LS164 TTL IC $ .45 $ 1.35 
2 74LS74 TTL IC $ .45 $ .90 
1 74LS123 TTL IC $1.25 $ 1.25 
1 7420 TTL IC $ .25 $ .25 
1 74LS90 TTL IC $ .69 $ .69 
1 74LS04 TTL IC $ .29 $ .29 
1 74LS00 TTL IC $ .19 $ .19 
1 LM741 Op Amp $ .35 $ .35 
2 LM1458 Op Amp $ .59 $ 1.08 
1 LM339 Comparator $ .69 $ .69 
1 Project Box $2.99 $ 2.99 
2 16 Pin Socket $ .30 $ .60 
15 14 Pin Socket $ .27 $ 4.05 




POWER SUPPLY PRICE LIST 
QUANTITY DESCRIPTION UNIT PRICE AMOUNT 
1 Transformer $ 6.29 $ 6.29 
2 l000µF Capacitor $ 1.59 $ 3.18 
1 2200µF Capacitor $ 2.49 $ 2.49 
1 Switch $ 1.89 $ 1.89 
1 Rectifier $ 1.59 $ 1.59 
1 LM323 Regulator $ 5.95 $ 5.95 
1 7912 Regulator $ 1.59 $ 1.59 
1 7812 Regulator $ 1.59 $ 1.59 
1 Neon Lamp $ .99 $ .99 
1 Battery Holder $ .89 $ .89 
1 Fuse Holder $ .89 $ .89 
5 Binding Post $ .40 $ 2.00 
1 Project Box $10.95 $10.95 







There are no adjustments required on the master clock 
and, theoretically, it should never require servicing. If 
something should go wrong, the most likely cause is a "glitch" 
that has caused the microprocessor in the master clock to 
get "lost". As a first step, the system should be turned 
off and the first power-up p-rocedure (see APPENDIX I) should 
be followed. If the problem persists, a component in the 
master clock is probably defective (assuming the power 
supply voltages are correct) and will have to be replaced. 
Using the materials provided in the APPENDICES of this thesis 
and the master clock description in the main text, a good 
technician should be able to isolate the problem. 
WWV Decoder 
The real-time clock inside the master clock will 
lose about four seconds per day if it is not updated with WWV 
time information. At this rate, it would take about two 
weeks for the school clocks to lose one minute. Ordinarily, 
the real-time clock will be updated with WWV time information 
at least once a day. This means that if the school clock 
time differs from WWV time by more than one minute, some-
thing associated with the decoder .is either malfunctioning 
or incorrectly adjusted. 
To see if the WWV decoder is interrupting the 
microprocessor in the master clock, pin 7 on the DIP jumper 
from the decoder to the master clock should be probed with 
a logic probe. At one second after the beginning of the 
minute, a 0.1 second high pulse should appear on pin 7. 
If this is not the case over a .period of several minutes, 
the decoder is not transferring any information to the 
master clock. The most likely reason for this is an 
incorrectly adjusted "gain control" knob on the decoder 
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(see APPENDIX I), a detuned receiver, or an inadequate 
signal from WWV due to unfavorable atmospheric conditions. 
If a clear, non-fading signal is heard at the speaker 
(remember that the volume control on the receiver can be 
turned without affecting the decoder) and the "gain control" 
knob is properly adjusted, but no interrupt occurs, then 
something in the decoder is either incorrectly adjusted or 
defective. As with the master clock, the APPENDIX materials 
and the description of decoder operation in the main text 
should allow a good technician to isolate the problem. 
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